KR910021022A - 히스테리시스회로 - Google Patents
히스테리시스회로 Download PDFInfo
- Publication number
- KR910021022A KR910021022A KR1019910008415A KR910008415A KR910021022A KR 910021022 A KR910021022 A KR 910021022A KR 1019910008415 A KR1019910008415 A KR 1019910008415A KR 910008415 A KR910008415 A KR 910008415A KR 910021022 A KR910021022 A KR 910021022A
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- base
- resistor
- circuit
- supply source
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/72—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices having more than two PN junctions; having more than three electrodes; having more than one electrode connected to the same conductivity region
- H03K17/73—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices having more than two PN junctions; having more than three electrodes; having more than one electrode connected to the same conductivity region for dc voltages or currents
- H03K17/732—Measures for enabling turn-off
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/30—Modifications for providing a predetermined threshold before switching
- H03K17/305—Modifications for providing a predetermined threshold before switching in thyristor switches
Landscapes
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
- Measurement Of Current Or Voltage (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 따른 히스테리시스회로를 나타낸 회로도, 제2도는 상기 제1도에 도시된 제1 및 제2스위칭회로를 구체적으로 나타낸 회로도, 제3도는 상기 제2도에 도시된 히스테리시스회로의 히스테리시스특성을 나타낸 도면.
Claims (2)
- 베이스가 제1저항 (R1)을 매개하여 출력단자 (Vout)에 접속되고 에미터가 상기 출력단자 (Vout)에 접속됨과 더불어 제2저항 (R2)을 매개하여 제1전위공급원 (VDD)에 접속되는 제1트랜지스터 (Q1)와, 베이스가 제3저항 (R3)을 매개하여 제2전위공급원 (Vss)에 접속됨과 더불어 상기 제1트랜지스터 (Q1)의 콜렉터에 접속되고 에미터가 상기 제2전위공급원 (Vss)에 접속되며 콜렉터가 상기 제1트랜지스터 (Q1)의 베이스에 접속되는 제2트랜지스터 (Q2), 일단이 입력단자 (Vin)에 접속되고 타단이 상기 제1트랜지스터 (Q1)의 베이스에 접속되는 제1스위칭회로 (102), 일단이 상기 입력단자 (Vin)에 접속되고 타단이 상기 제2트랜지스터 (Q2)의 베이스에 접속되는 제2스위칭회로 (103)를 구비하여 구성된 것을 특징으로 하는 히스테리시스회로.
- 제1항에 있어서, 상기 제1 및 제2스위칭회로(102, 103)는 동일한 변화량에 대해 그 회로문턱치가 서로 독립적으로 설정될 수 있도록 구성되어 있는 것을 특징으로 하는 히스테리시스회로.※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2-136704 | 1990-05-25 | ||
JP1990-136704 | 1990-05-25 | ||
JP2136704A JP2573394B2 (ja) | 1990-05-25 | 1990-05-25 | ヒステリシス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910021022A true KR910021022A (ko) | 1991-12-20 |
KR940002861B1 KR940002861B1 (ko) | 1994-04-04 |
Family
ID=15181533
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910008415A KR940002861B1 (ko) | 1990-05-25 | 1991-05-24 | 히스테리시스회로 |
Country Status (6)
Country | Link |
---|---|
US (1) | US5287014A (ko) |
EP (1) | EP0485617B1 (ko) |
JP (1) | JP2573394B2 (ko) |
KR (1) | KR940002861B1 (ko) |
DE (1) | DE69128456T2 (ko) |
WO (1) | WO1991019354A1 (ko) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5204541A (en) * | 1991-06-28 | 1993-04-20 | Texas Instruments Incorporated | Gated thyristor and process for its simultaneous fabrication with high- and low-voltage semiconductor devices |
US6020767A (en) * | 1998-05-04 | 2000-02-01 | International Business Machines Corporation | CMOS chip to chip settable interface receiver cell |
US6462971B1 (en) * | 1999-09-24 | 2002-10-08 | Power Integrations, Inc. | Method and apparatus providing a multi-function terminal for a power supply controller |
JP2002287832A (ja) * | 2001-03-27 | 2002-10-04 | Sharp Corp | 送信装置 |
CN103944542A (zh) * | 2013-01-22 | 2014-07-23 | 浙江海得新能源有限公司 | 一种晶闸管辅助关断装置 |
US11575379B2 (en) | 2021-03-23 | 2023-02-07 | Delphi Technologies Ip Limited | Switch with hysteresis |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3310686A (en) * | 1963-06-14 | 1967-03-21 | Rca Corp | Flip flip circuits utilizing set-reset dominate techniques |
US3392290A (en) * | 1965-07-21 | 1968-07-09 | Ibm | Bistable device employing transistors of complementary types |
JPS4410690Y1 (ko) * | 1966-10-31 | 1969-04-30 | ||
US3816767A (en) * | 1973-03-23 | 1974-06-11 | Electrospace Corp | Schmitt trigger circuit |
JPS5346587B2 (ko) * | 1974-02-14 | 1978-12-14 | ||
JPS5186954A (ja) * | 1975-01-29 | 1976-07-30 | Takeda Riken Ind Co Ltd | Shingoreberukenshutsusochi |
JPS5389350A (en) * | 1977-01-17 | 1978-08-05 | Mitsubishi Electric Corp | Schmitt trigger circuit |
US4115707A (en) * | 1977-03-31 | 1978-09-19 | Rca Corporation | Circuit for single-line control of GTO controlled rectifier conduction |
JPS553210A (en) * | 1978-06-21 | 1980-01-11 | Toshiba Corp | Waveform shaping circuit |
JPS58201419A (ja) * | 1982-05-19 | 1983-11-24 | Matsushita Electric Ind Co Ltd | R−sフリツプフロツプ回路 |
US4572968A (en) * | 1983-03-04 | 1986-02-25 | Motorola, Inc. | SCR Fire sensitivity control and fire control apparatus |
JPS60114024A (ja) * | 1983-11-26 | 1985-06-20 | Sanyo Electric Co Ltd | ヒステリシス回路 |
JPS60208119A (ja) * | 1984-03-30 | 1985-10-19 | Hitachi Ltd | 容量性負荷の駆動回路 |
JPS6331216A (ja) * | 1986-07-25 | 1988-02-09 | Hitachi Ltd | パルス発生回路 |
-
1990
- 1990-05-25 JP JP2136704A patent/JP2573394B2/ja not_active Expired - Lifetime
-
1991
- 1991-05-23 EP EP91909705A patent/EP0485617B1/en not_active Expired - Lifetime
- 1991-05-23 WO PCT/JP1991/000693 patent/WO1991019354A1/ja active IP Right Grant
- 1991-05-23 DE DE69128456T patent/DE69128456T2/de not_active Expired - Lifetime
- 1991-05-23 US US07/809,526 patent/US5287014A/en not_active Expired - Lifetime
- 1991-05-24 KR KR1019910008415A patent/KR940002861B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP2573394B2 (ja) | 1997-01-22 |
EP0485617A1 (en) | 1992-05-20 |
WO1991019354A1 (en) | 1991-12-12 |
EP0485617B1 (en) | 1997-12-17 |
JPH0435216A (ja) | 1992-02-06 |
DE69128456T2 (de) | 1998-05-07 |
KR940002861B1 (ko) | 1994-04-04 |
EP0485617A4 (en) | 1993-05-05 |
US5287014A (en) | 1994-02-15 |
DE69128456D1 (de) | 1998-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR980004941A (ko) | 출력 전위 공급 회로 | |
KR850006783A (ko) | 스위칭 회로 | |
KR940010530A (ko) | 에미터 결합 로직(ECL)-바이폴라 상보형 금속 산화물 반도체(BiCMOS)/상보형금속 산화물 반도체(CMOS) 트랜슬레이터 | |
KR900002566A (ko) | 버퍼회로 | |
KR840002176A (ko) | 반도체 집적회로 장치 | |
KR890017875A (ko) | 마스터-슬레이브 플립플롭회로 | |
KR920000177A (ko) | 반도체 집적회로장치 | |
KR930020850A (ko) | 레벨 변환회로 | |
KR880012009A (ko) | BiMOS 논리회로 | |
KR890001274A (ko) | 전류미러회로 | |
US5485074A (en) | High ratio current mirror with enhanced power supply rejection ratio | |
KR910021022A (ko) | 히스테리시스회로 | |
KR910021008A (ko) | 전류전달회로 | |
KR870001504A (ko) | 전류미터회로 | |
KR920015734A (ko) | 입력 버퍼 재생 래치 | |
KR900004096A (ko) | 증폭회로 | |
KR940020669A (ko) | 바이어스 회로(bias circuit) | |
KR910017735A (ko) | 증폭기 장치 | |
KR910019016A (ko) | 비대칭신호 생성회로 | |
KR910021007A (ko) | 증폭기 | |
KR930003543A (ko) | 전류 거울 회로 | |
KR880005743A (ko) | 비교기 | |
KR970012689A (ko) | 바이폴라 트랜지스터 정전압원 회로 | |
KR910015123A (ko) | Ecl논리회로 | |
KR910017743A (ko) | 레벨변환회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20030401 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |