KR910015123A - Ecl논리회로 - Google Patents

Ecl논리회로 Download PDF

Info

Publication number
KR910015123A
KR910015123A KR1019910000771A KR910000771A KR910015123A KR 910015123 A KR910015123 A KR 910015123A KR 1019910000771 A KR1019910000771 A KR 1019910000771A KR 910000771 A KR910000771 A KR 910000771A KR 910015123 A KR910015123 A KR 910015123A
Authority
KR
South Korea
Prior art keywords
transistor
collector
logic circuit
ecl logic
output terminal
Prior art date
Application number
KR1019910000771A
Other languages
English (en)
Other versions
KR930009152B1 (ko
Inventor
다케시 스고
야스히로 스기모토
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR910015123A publication Critical patent/KR910015123A/ko
Application granted granted Critical
Publication of KR930009152B1 publication Critical patent/KR930009152B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/013—Modifications for accelerating switching in bipolar transistor circuits
    • H03K19/0136—Modifications for accelerating switching in bipolar transistor circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/086—Emitter coupled logic

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)

Abstract

내용 없음

Description

ECL논리회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 1실시예에 따른 구성의 회로도.

Claims (2)

  1. ECL논리회로는 에미터가 결합되어 차동쌍을 구성하는 제1 및 제2트랜지스터(1,2)와, 이 제1트랜지스터의 베이스에 접속된 입력단자(IN), 상기 제1트랜지스터의 컬렉터에 베이스가 접속되는 한편, 에미터가 출력단자에 접속된 제3트랜지스터(9), 상기 제2트랜지스터의 컬렉터에 다이오드(12)를 매개해서 베이스가 접속되는 한편 컬렉터가 상기 출력단자에 접속된 제4트랜지스터(13) 및, 상기 제 4 트랜지스터의 컬렉터전류에 응답해서 상기 제2트랜지스터의 컬렉터전류를 제한하는 제한회로(10)를 구비한 것을 특징으로 하는 ECL논리회로.
  2. 제1항에 있어서, 상기 제한회로(10)는 상기 제2트랜지스터의 부하저항소자를 분할하여 결정되는 소정의 전위점과 상기 출력단자의 사이에 컬렉터와 에미터사이가 삽입접속되어 소정의 베이스전위로 바이어스되는 제5트랜지스터(10)로 구성된 것을 특징으로 하는 ECL논리회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910000771A 1990-01-31 1991-01-18 Ecl논리회로 KR930009152B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP02-021557 1990-01-31
JP2021557A JPH0666679B2 (ja) 1990-01-31 1990-01-31 Ｅｃｌ論理回路

Publications (2)

Publication Number Publication Date
KR910015123A true KR910015123A (ko) 1991-08-31
KR930009152B1 KR930009152B1 (ko) 1993-09-23

Family

ID=12058312

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910000771A KR930009152B1 (ko) 1990-01-31 1991-01-18 Ecl논리회로

Country Status (5)

Country Link
US (1) US5122683A (ko)
EP (1) EP0440192B1 (ko)
JP (1) JPH0666679B2 (ko)
KR (1) KR930009152B1 (ko)
DE (1) DE69118219T2 (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5334886A (en) * 1992-11-13 1994-08-02 International Business Machines Corporation Direct-coupled PNP transistor pull-up ECL circuits and direct-coupled complementary push-pull ECL circuits
DE4321482C1 (de) * 1993-06-28 1994-12-08 Siemens Ag Digitale Schaltstufe mit Stromschalter
DE4321483C2 (de) * 1993-06-28 1995-04-20 Siemens Ag Leitungstreiberschaltstufe in Stromschaltertechnik
US5736866A (en) * 1995-11-13 1998-04-07 Kabushiki Kaisha Toshiba Active pull-down circuit for ECL using a capacitive coupled circuit
US6084439A (en) * 1997-07-02 2000-07-04 Cypress Semiconductor Corp. Peak detector circuit with extended input voltage range
US6054874A (en) * 1997-07-02 2000-04-25 Cypress Semiconductor Corp. Output driver circuit with switched current source

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3217512A1 (de) * 1982-05-10 1983-11-10 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur pegelumsetzung
US4539493A (en) * 1983-11-09 1985-09-03 Advanced Micro Devices, Inc. Dynamic ECL circuit adapted to drive loads having significant capacitance
JPS60132037U (ja) * 1984-02-15 1985-09-04 株式会社日立製作所 論理回路
JPH0761000B2 (ja) * 1984-03-28 1995-06-28 株式会社日立製作所 半導体集積回路
US4687953A (en) * 1986-04-18 1987-08-18 Advanced Micro Devices, Inc. Dynamic ECL line driver circuit
JPH0683053B2 (ja) * 1987-10-30 1994-10-19 日本電気株式会社 レベル変換回路
US4835420A (en) * 1987-11-17 1989-05-30 Applied Micro Circuits Corporation Method and apparatus for signal level conversion with clamped capacitive bootstrap
JPH01279633A (ja) * 1988-05-02 1989-11-09 Nec Corp Ｅｃｌ−ｔｔｌレベル変換回路
JPH0738580B2 (ja) * 1988-09-30 1995-04-26 日本電気株式会社 エミッタ結合論理回路
US4948991A (en) * 1988-11-03 1990-08-14 Motorola Inc. Load controlled ECL transient driver
JPH088484B2 (ja) * 1989-07-27 1996-01-29 日本電気株式会社 エミッタフォロワ回路

Also Published As

Publication number Publication date
JPH03227119A (ja) 1991-10-08
DE69118219D1 (de) 1996-05-02
US5122683A (en) 1992-06-16
JPH0666679B2 (ja) 1994-08-24
EP0440192B1 (en) 1996-03-27
KR930009152B1 (ko) 1993-09-23
EP0440192A1 (en) 1991-08-07
DE69118219T2 (de) 1996-09-05

Similar Documents

Publication Publication Date Title
KR850005056A (ko) 바이폴라트랜지스터와 전계효과트렌지스터를 조합한 복합회로
KR850006783A (ko) 스위칭 회로
KR880010575A (ko) 논리회로
KR890004500A (ko) 출력버퍼
KR910021122A (ko) 믹서회로
KR940010530A (ko) 에미터 결합 로직(ECL)-바이폴라 상보형 금속 산화물 반도체(BiCMOS)/상보형금속 산화물 반도체(CMOS) 트랜슬레이터
KR840002176A (ko) 반도체 집적회로 장치
KR870009543A (ko) 차동 증폭 회로
KR900015442A (ko) 온도보상 이득제어회로
KR860000719A (ko) 상보형(相補型)Bi-MIS 게이트회로
KR910007240A (ko) 전류 미러 회로
KR840007643A (ko) 전압가산회로
KR880012009A (ko) BiMOS 논리회로
KR850006987A (ko) 캐스코드 전류원 장치
KR910015108A (ko) 대수증폭회로
KR880005744A (ko) 차동증폭회로
KR910010877A (ko) Ecl 회로
KR910015123A (ko) Ecl논리회로
KR910008978A (ko) 출력회로
KR920015734A (ko) 입력 버퍼 재생 래치
KR900004096A (ko) 증폭회로
KR920009083A (ko) 논리회로
KR930003543A (ko) 전류 거울 회로
KR850008253A (ko) 차동 증폭기
KR900012422A (ko) Mos 테크놀러지로 집적된 트랜지스터 회로

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030901

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee