KR930006728A - 반도체 기억장치 - Google Patents
반도체 기억장치 Download PDFInfo
- Publication number
- KR930006728A KR930006728A KR1019910015687A KR910015687A KR930006728A KR 930006728 A KR930006728 A KR 930006728A KR 1019910015687 A KR1019910015687 A KR 1019910015687A KR 910015687 A KR910015687 A KR 910015687A KR 930006728 A KR930006728 A KR 930006728A
- Authority
- KR
- South Korea
- Prior art keywords
- word line
- memory cell
- potential
- cell group
- type mos
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4087—Address decoders, e.g. bit - or word line decoders; Multiple line decoders
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Abstract
본 발명은 반도체 기억장치에 관한 것으로 특히 DRAM에 관한 것인바, 워드선의 선택이 고속이고 또 게이트산화막의 장기적 신뢰성을 손상시키지 않는 워드선구동회로방식의 반도체기억장치를 제공함에 그 목적이 있다.
이러한 본 발명에 따른 반도체 기억장치에서는, 워드선에 전위를 전달하는 워드선구동회로의 MOS트랜지스터의 소스ㆍ드레인간 또는 소스ㆍ게이트간의 전위차를, 메모리셀군이 선택되어 있지 않을 때에는 메모리 셀군이 선택되어 있을 때 보다도 작게 함으로써 게이트 산화막의 열화를 방지할 수가 있게 되므로, 워드선의 선택이 고속이고 또 게이트 산화막의 장기적 신뢰성을 손상시키지 않는 워드선 구동회로방식을 갖는 반도체 장치를 제공할 수가 있게 된다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1실시예에 따른 방식을 나타낸 회로도,
제2도 및 제3도는 제1도에 도시한 방식의 동작파형을 나타낸 도면,
제4도는 본 발명의 제2실시예에 따른 방식을 나타낸 회로도.
Claims (2)
- N형 MOS트랜지스터(17, 47)와 N형 MOS캐패시터(16, 46)로 이루어진 메모리셀 (10, 40)을 적어도 1개 포함하고 있는 메모리셀군과, 이 메모리셀군에 접속되는 워드선 (13, 43), 이 워드선(13, 43)으로 전위를 전달하는 P형 MOS트랜지스터 (19, 20; 49,50)를 포함하는 워드선 구동회로(11, 41)및, 상기 메모리셀군이 선택되어 있지 않을 때에는 정진원전위 이하인 제1전위를 상기 워드선구동회로(11, 41)에 공급하는 한편 상기 메모리셀군이 선택되어 있을 때에는 정전원전위보다도 높은 제2전위를 상기 워드선 구동회로(11, 41)에 공급하는 워드선전위 제어수단(15, 45)을 구비하여 구성된 것을 특징으로 하는 반도체 기억장치.
- P형 MOS 트랜지스터와 P형 MOS 캐패시터로 이루어진 메모리셀을 적어도 1개 포함하고 있는 메모리셀군과, 이 메모리셀군에 접속되는 워드선, 이 워드선으로 전위를 전달하는 N형 MOS트랜지스터를 포함하는 워드선구동회로 및, 상기 메모리셀군이 선택되어 있지 않을 때에는 접지전위 이상인 제1전위를 상기 워드선 구동회로에 공급하는 한편 상기 메로리셀군이 선택되어 있을 때에는 접지전위보다 낮은 제2전위를 상기 워드선 구동회로에 공급하는 워드선전위 제어수단을 구비하여 구성된 것을 특징으로 하는 반도체 기억장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP02-239893 | 1990-09-12 | ||
JP2239893A JPH07111826B2 (ja) | 1990-09-12 | 1990-09-12 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930006728A true KR930006728A (ko) | 1993-04-21 |
KR950010621B1 KR950010621B1 (ko) | 1995-09-20 |
Family
ID=17051430
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019910015687A KR950010621B1 (ko) | 1990-09-12 | 1991-09-09 | 반도체 기억장치 |
Country Status (5)
Country | Link |
---|---|
US (3) | US5335205A (ko) |
EP (1) | EP0475407B1 (ko) |
JP (1) | JPH07111826B2 (ko) |
KR (1) | KR950010621B1 (ko) |
DE (1) | DE69129138T2 (ko) |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04225182A (ja) * | 1990-12-26 | 1992-08-14 | Toshiba Corp | 半導体記憶装置 |
US5255224A (en) * | 1991-12-18 | 1993-10-19 | International Business Machines Corporation | Boosted drive system for master/local word line memory architecture |
US5668485A (en) * | 1992-05-21 | 1997-09-16 | Texas Instruments Incorporated | Row decoder with level translator |
US5452251A (en) | 1992-12-03 | 1995-09-19 | Fujitsu Limited | Semiconductor memory device for selecting and deselecting blocks of word lines |
JP2967021B2 (ja) * | 1993-01-25 | 1999-10-25 | 株式会社東芝 | 半導体メモリ装置 |
US5406140A (en) * | 1993-06-07 | 1995-04-11 | National Semiconductor Corporation | Voltage translation and overvoltage protection |
JP3562725B2 (ja) * | 1993-12-24 | 2004-09-08 | 川崎マイクロエレクトロニクス株式会社 | 出力バッファ回路、および入出力バッファ回路 |
JP3090833B2 (ja) * | 1993-12-28 | 2000-09-25 | 株式会社東芝 | 半導体記憶装置 |
JP3337564B2 (ja) * | 1994-09-16 | 2002-10-21 | 松下電器産業株式会社 | 半導体記憶装置 |
JPH08235877A (ja) * | 1995-02-24 | 1996-09-13 | Toshiba Corp | 不揮発性半導体メモリ装置 |
JP2720812B2 (ja) * | 1995-03-17 | 1998-03-04 | 日本電気株式会社 | 半導体記憶装置 |
JPH08274612A (ja) * | 1995-03-31 | 1996-10-18 | Nec Corp | 半導体装置 |
JP3497601B2 (ja) * | 1995-04-17 | 2004-02-16 | 松下電器産業株式会社 | 半導体集積回路 |
KR0179553B1 (ko) * | 1995-12-29 | 1999-04-15 | 김주용 | 로오 디코더 및 컬럼 디코더 회로 |
US5703827A (en) * | 1996-02-29 | 1997-12-30 | Monolithic System Technology, Inc. | Method and structure for generating a boosted word line voltage and a back bias voltage for a memory array |
US5760608A (en) * | 1996-10-21 | 1998-06-02 | Hewlett-Packard Co. | High speed, low clock load register dump circuit |
US5777940A (en) * | 1996-11-12 | 1998-07-07 | Winbond Electronics Corp. | Circuit with regulated power supply for reducing memory device operating power |
US5835438A (en) * | 1996-12-24 | 1998-11-10 | Mosaid Technologies Incorporated | Precharge-enable self boosting word line driver for an embedded DRAM |
JPH10241364A (ja) * | 1997-02-28 | 1998-09-11 | Toshiba Corp | Dram装置及びロジック混載lsi |
DE19739807C2 (de) * | 1997-09-10 | 2000-06-15 | Siemens Ag | Pegelumsetzschaltung |
US6215708B1 (en) * | 1998-09-30 | 2001-04-10 | Integrated Device Technology, Inc. | Charge pump for improving memory cell low VCC performance without increasing gate oxide thickness |
US7176719B2 (en) * | 2004-08-31 | 2007-02-13 | Micron Technology, Inc. | Capacitively-coupled level restore circuits for low voltage swing logic circuits |
US7221605B2 (en) * | 2004-08-31 | 2007-05-22 | Micron Technology, Inc. | Switched capacitor DRAM sense amplifier with immunity to mismatch and offsets |
KR101020280B1 (ko) * | 2008-04-22 | 2011-03-07 | 주식회사 하이닉스반도체 | 레벨시프터 |
JP2011044186A (ja) * | 2009-08-19 | 2011-03-03 | Oki Semiconductor Co Ltd | ワード線駆動装置 |
US8537593B2 (en) | 2011-04-28 | 2013-09-17 | Sandisk Technologies Inc. | Variable resistance switch suitable for supplying high voltage to drive load |
US8395434B1 (en) * | 2011-10-05 | 2013-03-12 | Sandisk Technologies Inc. | Level shifter with negative voltage capability |
JP6125850B2 (ja) * | 2012-02-09 | 2017-05-10 | 株式会社半導体エネルギー研究所 | 半導体装置及び半導体装置の作製方法 |
JP6333028B2 (ja) * | 2013-04-19 | 2018-05-30 | 株式会社半導体エネルギー研究所 | 記憶装置及び半導体装置 |
US9330776B2 (en) | 2014-08-14 | 2016-05-03 | Sandisk Technologies Inc. | High voltage step down regulator with breakdown protection |
TWI686806B (zh) * | 2019-02-13 | 2020-03-01 | 旺宏電子股份有限公司 | 記憶體裝置 |
US11114148B1 (en) * | 2020-04-16 | 2021-09-07 | Wuxi Petabyte Technologies Co., Ltd. | Efficient ferroelectric random-access memory wordline driver, decoder, and related circuits |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5271141A (en) * | 1975-12-10 | 1977-06-14 | Hitachi Ltd | Word line driving circuit |
JPS5862895A (ja) * | 1981-10-12 | 1983-04-14 | Mitsubishi Electric Corp | 半導体記憶回路 |
JPS58185091A (ja) * | 1982-04-24 | 1983-10-28 | Toshiba Corp | 昇圧電圧出力回路および昇圧電圧出力回路を備えたアドレスデコ−ド回路 |
JPS58188388A (ja) * | 1982-04-28 | 1983-11-02 | Toshiba Corp | 半導体記憶装置 |
JPS61144790A (ja) * | 1984-12-18 | 1986-07-02 | Sharp Corp | アドレスデコ−ダ回路 |
JPS61151898A (ja) * | 1984-12-26 | 1986-07-10 | Fujitsu Ltd | 半導体記憶装置におけるワ−ド線ドライバ回路 |
JPS6238592A (ja) * | 1985-08-14 | 1987-02-19 | Fujitsu Ltd | 相補型メモリの行選択線駆動回路 |
US4769792A (en) * | 1986-10-28 | 1988-09-06 | Kabushiki Kaisha Toshiba | Semiconductor memory device with voltage bootstrap |
JPH0632230B2 (ja) * | 1987-03-31 | 1994-04-27 | 株式会社東芝 | 半導体不揮発性記憶装置 |
US4820941A (en) * | 1988-02-01 | 1989-04-11 | Texas Instruments Incorporated | Decoder driver circuit for programming high-capacitance lines |
JPH01317022A (ja) * | 1988-06-16 | 1989-12-21 | Toshiba Corp | 電源切り換え回路 |
JPH0793022B2 (ja) * | 1988-12-24 | 1995-10-09 | 株式会社東芝 | 半導体メモリ集積回路 |
JPH02247892A (ja) * | 1989-03-20 | 1990-10-03 | Fujitsu Ltd | ダイナミックランダムアクセスメモリ |
JPH0438790A (ja) * | 1990-06-01 | 1992-02-07 | Toshiba Corp | ダイナミック型半導体記憶装置 |
US5136190A (en) * | 1991-08-07 | 1992-08-04 | Micron Technology, Inc. | CMOS voltage level translator circuit |
-
1990
- 1990-09-12 JP JP2239893A patent/JPH07111826B2/ja not_active Expired - Fee Related
-
1991
- 1991-09-09 KR KR1019910015687A patent/KR950010621B1/ko not_active IP Right Cessation
- 1991-09-11 US US07/757,632 patent/US5335205A/en not_active Expired - Lifetime
- 1991-09-12 EP EP91115475A patent/EP0475407B1/en not_active Expired - Lifetime
- 1991-09-12 DE DE69129138T patent/DE69129138T2/de not_active Expired - Fee Related
-
1994
- 1994-05-10 US US08/240,368 patent/US5550504A/en not_active Expired - Lifetime
-
1996
- 1996-06-05 US US08/658,572 patent/US5619162A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0475407A3 (en) | 1993-03-17 |
DE69129138T2 (de) | 1998-08-20 |
JPH07111826B2 (ja) | 1995-11-29 |
US5550504A (en) | 1996-08-27 |
US5619162A (en) | 1997-04-08 |
EP0475407B1 (en) | 1998-03-25 |
EP0475407A2 (en) | 1992-03-18 |
US5335205A (en) | 1994-08-02 |
KR950010621B1 (ko) | 1995-09-20 |
JPH04121894A (ja) | 1992-04-22 |
DE69129138D1 (de) | 1998-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930006728A (ko) | 반도체 기억장치 | |
KR920018759A (ko) | 반도체 메모리장치에서의 워드라인 구동회로 | |
KR930024162A (ko) | 반도체 기억 장치 | |
KR960027291A (ko) | 차지-펌프형 부스터 회로 | |
US4725746A (en) | MOSFET buffer circuit with an improved bootstrapping circuit | |
US5703825A (en) | Semiconductor integrated circuit device having a leakage current reduction means | |
KR890008837A (ko) | 바이폴라 콤프리멘타리 금속산화막 반도체를 사용하는 논리회로와 그 논리회로를 갖는 반도체 메모리장치 | |
KR920020497A (ko) | 센스 앰프 회로를 갖는 반도체 ic장치 | |
US5680071A (en) | Tristate voltage boosted integrated circuit | |
US4550264A (en) | Boosting circuit | |
KR940003011A (ko) | 출력전압에 있어 전계효과트랜지스터의 한계치전압의 손실이 생기지 않는 전압발생회로 | |
KR970012756A (ko) | Nmos 트랜지스터들로 구성된 분할 디코더 회로를 포함하는 반도체 메모리 소자 | |
JP3554638B2 (ja) | 半導体回路 | |
US4330722A (en) | Clocked IGFET logic circuit | |
JP2613579B2 (ja) | 集積半導体回路内の発生器回路 | |
KR900005442A (ko) | 반도체 기억장치 | |
KR950002275B1 (ko) | 다른 임계전압을 갖는 p채널 mos 트랜지스터를 포함하는 반도체 직접회로 | |
KR970003253A (ko) | 반도체 메모리 장치의 고전압 스위치 회로 | |
ATE64229T1 (de) | Integrierte schaltung eines in komplementaerer schaltungstechnik aufgebauten dynamischen halbleiterspeichers. | |
KR100214275B1 (ko) | 워드라인 구동 회로와 데이타 출력버퍼 | |
KR950006862A (ko) | 반도체 메모리 집적 회로 | |
KR930017034A (ko) | 비휘발성메모리 장치의 고전압 방전 회로 | |
KR960042747A (ko) | 반도체 메모리의 워드라인 제어회로 | |
KR920005497A (ko) | 반도체 집적회로의 입력회로 | |
KR860009426A (ko) | 반도체 메모리 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080813 Year of fee payment: 14 |
|
LAPS | Lapse due to unpaid annual fee |