KR920020850A - 부동 소숫점 승.제산장치 - Google Patents

부동 소숫점 승.제산장치 Download PDF

Info

Publication number
KR920020850A
KR920020850A KR1019920006644A KR920006644A KR920020850A KR 920020850 A KR920020850 A KR 920020850A KR 1019920006644 A KR1019920006644 A KR 1019920006644A KR 920006644 A KR920006644 A KR 920006644A KR 920020850 A KR920020850 A KR 920020850A
Authority
KR
South Korea
Prior art keywords
floating point
point multiplier
selectors
invert
multiplying
Prior art date
Application number
KR1019920006644A
Other languages
English (en)
Korean (ko)
Inventor
이타루 야마자키
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바 filed Critical 아오이 죠이치
Publication of KR920020850A publication Critical patent/KR920020850A/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Processing (AREA)
KR1019920006644A 1991-04-30 1992-04-21 부동 소숫점 승.제산장치 KR920020850A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP91-098748 1991-04-30
JP3098748A JP2575969B2 (ja) 1991-04-30 1991-04-30 浮動小数点乗除算装置

Publications (1)

Publication Number Publication Date
KR920020850A true KR920020850A (ko) 1992-11-21

Family

ID=14228091

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920006644A KR920020850A (ko) 1991-04-30 1992-04-21 부동 소숫점 승.제산장치

Country Status (2)

Country Link
JP (1) JP2575969B2 (ja)
KR (1) KR920020850A (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0152169B1 (ko) * 1994-06-07 1998-10-15 모리시다 요이치 프라이어리티, 인코더
KR100431707B1 (ko) * 1996-11-12 2004-09-04 주식회사 하이닉스반도체 부동소수점연산에서의지수처리방법

Also Published As

Publication number Publication date
JP2575969B2 (ja) 1997-01-29
JPH04328630A (ja) 1992-11-17

Similar Documents

Publication Publication Date Title
KR900002169A (ko) 부동 소수점 연산장치
KR850007899A (ko) 비회복형 디바이더
GB1280906A (en) Multiplying device
KR900010544A (ko) Rom테이블을 갖춘 역수연산회로
KR960002061A (ko) 부동소수점수를 위한 산술연산장치
KR930700904A (ko) 수치표현 변환장치 및 그것을 사용한 벡터·프로세서·유니트
KR890015121A (ko) 나눗셈연산장치
US3855459A (en) Apparatus for converting data into the same units
KR920020850A (ko) 부동 소숫점 승.제산장치
JPH0346024A (ja) 浮動小数点演算器
KR890015120A (ko) 부동 소숫점 표기를 기초로 하는 연산회로
KR920022667A (ko) 부동 소숫점 승산기의 반올림용 회로소자
JP2951685B2 (ja) 固定小数点演算器
JPH0251732A (ja) 浮動小数点演算器
SU1160403A1 (ru) Устройство дл извлечени квадратного корн
SU750467A1 (ru) Цифровой генератор функций
SU860062A1 (ru) Устройство дл умножени
JPH0797312B2 (ja) 演算装置
SU813414A2 (ru) Цифровое устройство дл логарифми-РОВАНи дВОичНыХ чиСЕл
JPS59136849A (ja) 除算装置
JPS57196351A (en) Floating point multiplying circuit
KR970029022A (ko) 두 수의 차로써 표현되는 숫자를 위한 곱셈기
SU1067510A1 (ru) Устройство дл вычислени функций
JPH0784762A (ja) 乗算回路
SU570054A1 (ru) Устройство дл делени

Legal Events

Date Code Title Description
A201 Request for examination
SUBM Submission of document of abandonment before or after decision of registration