KR920020603A - 씨모스 소자 제조 방법 - Google Patents

씨모스 소자 제조 방법 Download PDF

Info

Publication number
KR920020603A
KR920020603A KR1019910005957A KR910005957A KR920020603A KR 920020603 A KR920020603 A KR 920020603A KR 1019910005957 A KR1019910005957 A KR 1019910005957A KR 910005957 A KR910005957 A KR 910005957A KR 920020603 A KR920020603 A KR 920020603A
Authority
KR
South Korea
Prior art keywords
forming
oxide film
device manufacturing
etching
gate
Prior art date
Application number
KR1019910005957A
Other languages
English (en)
Other versions
KR100192473B1 (ko
Inventor
송한정
송인일
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019910005957A priority Critical patent/KR100192473B1/ko
Publication of KR920020603A publication Critical patent/KR920020603A/ko
Application granted granted Critical
Publication of KR100192473B1 publication Critical patent/KR100192473B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

내용 없음

Description

씨모스 소자 제조 방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명의 공정 단면도.

Claims (1)

  1. 기판(1)에 앤웰(2)을 형성하고 필드산화막(3)과 게이트(4)를 형성하는 공정과, 산화막(5)을 형성하고 마스크(6)를 사용하여 피모스 부분에 보론을 주입하는 공정과, 상기 산화막(5)을 게이트(4) 부분에만 남도록 식각하는 공정과, 마스크(7)를 사용하여 피모스 부분의 기판이 P+영역 아래까지 드러나게 식각하는 공정과, 상기 게이트(4)에 콘택을 형성하고 액티브 영역에만 플라타늄(8)을 형성하는 공정과, LTO(9)를 형성한 후 패터닝하고 메탈(10)을 증착하는 공정을 차례로 실시하여서 이루어짐을 특징으로 하는 씨모스 소자 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019910005957A 1991-04-13 1991-04-13 씨모스 소자 제조방법 KR100192473B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910005957A KR100192473B1 (ko) 1991-04-13 1991-04-13 씨모스 소자 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910005957A KR100192473B1 (ko) 1991-04-13 1991-04-13 씨모스 소자 제조방법

Publications (2)

Publication Number Publication Date
KR920020603A true KR920020603A (ko) 1992-11-21
KR100192473B1 KR100192473B1 (ko) 1999-06-15

Family

ID=19313250

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910005957A KR100192473B1 (ko) 1991-04-13 1991-04-13 씨모스 소자 제조방법

Country Status (1)

Country Link
KR (1) KR100192473B1 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100733751B1 (ko) * 2005-04-28 2007-06-29 엔이씨 일렉트로닉스 가부시키가이샤 반도체 디바이스 및 그 제조 방법

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100733751B1 (ko) * 2005-04-28 2007-06-29 엔이씨 일렉트로닉스 가부시키가이샤 반도체 디바이스 및 그 제조 방법

Also Published As

Publication number Publication date
KR100192473B1 (ko) 1999-06-15

Similar Documents

Publication Publication Date Title
KR910001971A (ko) 반도체 장치의 제조방법
KR910007159A (ko) Mos형 반도체장치
KR920020603A (ko) 씨모스 소자 제조 방법
JPS5384571A (en) Insulating gate type field effect transistor and its manufacture
JPS53129981A (en) Production of semiconductor device
JPS6431471A (en) Semiconductor device
JPS52123879A (en) Mos type semiconductor device and its production
JPS52100877A (en) Field effect transistor of junction type
JPS5370769A (en) Production of semiconductor device
JPS52123179A (en) Mos type semiconductor device and its production
JPS5587455A (en) Semiconductor device
JPS5412566A (en) Production of semiconductor device
KR920015424A (ko) 반도체 제조 방법
KR930003258A (ko) 반도체 소자의 콘택 형성방법
KR920015439A (ko) 반도체소자의 메탈 콘택 제조방법
KR920013601A (ko) 모스 트랜지스터 제조방법
KR920001727A (ko) 반도체 소자의 캐패시턴스 증가방법
JPS53121478A (en) Semiconductor device and its manufacture
KR860007906A (ko) 액자의 제조 방법
KR920015471A (ko) 반도체장치의 메탈 콘택 형성방법
KR920013743A (ko) 열산화막 공정을 이용한 게이트 형성방법
KR930003384A (ko) 반도체 소자의 제조방법
KR920015592A (ko) Ldd구조의 트랜지스터 제조방법
KR920020595A (ko) 반도체 장치의 제조방법
KR920015433A (ko) 모스 트렌지스터 공정방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20041230

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee