KR910019194A - 반도체장치 및 그 제조방법 - Google Patents

반도체장치 및 그 제조방법 Download PDF

Info

Publication number
KR910019194A
KR910019194A KR1019910006204A KR910006204A KR910019194A KR 910019194 A KR910019194 A KR 910019194A KR 1019910006204 A KR1019910006204 A KR 1019910006204A KR 910006204 A KR910006204 A KR 910006204A KR 910019194 A KR910019194 A KR 910019194A
Authority
KR
South Korea
Prior art keywords
region
wiring layer
stepped
insulating film
substrate
Prior art date
Application number
KR1019910006204A
Other languages
English (en)
Other versions
KR930008866B1 (ko
Inventor
마사다카 다케부치
히로히토 다네다
Original Assignee
아오이 죠이치
가부시키가이샤 도시바
다케다이 마사다카
도시바 마이크로 일렉트로닉스 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이치, 가부시키가이샤 도시바, 다케다이 마사다카, 도시바 마이크로 일렉트로닉스 가부시키가이샤 filed Critical 아오이 죠이치
Publication of KR910019194A publication Critical patent/KR910019194A/ko
Application granted granted Critical
Publication of KR930008866B1 publication Critical patent/KR930008866B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684—Smoothing; Planarisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/106—Masks, special
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/945—Special, e.g. metal
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/947—Subphotolithographic processing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)

Abstract

내용 없음

Description

반도체장치 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명의 제 1 실시예에 따른 반도체장치의 패턴평면도, 제 2 도는 제 1 도의 2-2선에 따른 단면도, 제 3 도는 제 1 도의 3-3선에 따른 단면도.

Claims (4)

  1. 주표면상에 소자분리영역(102) 및 소자영역(101)을 갖춘 반도체 기판(100)과, 이 기판상에 형성된 절연막(110), 이 절연막의 한 표면(130)상에 형성된 배선층(150)을 구비한 반도체장치에 있어서, 상기 절연막의 한 표면에는 상기 기판의 주표면에 대해 경사져 있는 단차영역이 있고, 상기 단차영역상에 걸리게 형성되는 상기 배선층(150)은 그 측면중 상기 단차영역에 대해 대략 평행하게 같은 영역에 배치된 것을 특징으로 하는 반도체장치.
  2. 제 1 항에 있어서, 상기 단차영역 근방의 상기 절연막(110)과 상기 기판(100)의 사이에는 상기 배선층(150)과는 다른 제 2 배선층(108A, 106B)이 존재하고 있고, 상기 제 2 배선층 윗쪽에 상기 배선층의 단차영역에 대해 대략 평행하게 존재하는 측면을 배치한 것을 특징으로 하는 반도체장치.
  3. 제 1 항 또는 제 2 항에 있어서, 상기 단차영역 근방의 상기 절연막(110)의 하부에는 상기 기판 주표면에서의 상기 소자분리영역(102)과 상기 소자영역(101)의 경계부(103)가 존재하고 있고, 상기 소자영역 윗쪽에 상기 배선층의 단차영역에 대해 대략 평행하게 존재하는 측면을 배치한 것을 특징으로 하는 반도체장치.
  4. (a)반도체기판(100)의 주표면상에 소자영역(101)을 분리시키는 소자분리영역(102)을 형성하는 공정과, (b)상기 기판상에 사진식각법을 이용하여 제 1 배선층(108A, 106B)을 형성하는 공정, (c) 전면에 절연막(110)을 형성하는 공정, (d) 상기 절연막의 한표면(130)상에 사진식각법을 이용하여 제 2 배선층(150)을 형성하는 공정의 결합으로 이루어진 반도체장치의 제조방법에 있어서, 상기 절연막(110)중 상기 소자분리영역(102)과 상기 소자영역(101)의 경계부 근방 및 상기 제 1 배선층(108A, 106B)근방의 한 표면에서 상기 기판의 주표면에 대해 경사져 있는 단차영역이 있는 상태하에서, 상기 단차영역상에 걸리는 제 2 배선층(150)을 형성하는 경우에, 상기(d) 공정에서 상기 제 2 배선층의 측면중 상기 단차영역에 대해 대략 평행한 측면(152)을 상기 단차영역으로부터 벗어나게 하고, 또한 상기 한 표면과 상기 주표면이 대략 평행하게 같은 영역에 배치되는 패턴을 묘사한 마스크(202)를 이용하여 그 제 2 배선층을 형성하는 것을 특징으로 하는 반도체장치의 제조방법.
    ※ 참고사항 : 최초출원내용에 의하여 공개하는 것임.
KR1019910006204A 1990-04-20 1991-04-18 반도체장치 및 그 제조방법 KR930008866B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP10456690 1990-04-20
JP90-104566 1990-04-20
JP2-104566 1990-04-20

Publications (2)

Publication Number Publication Date
KR910019194A true KR910019194A (ko) 1991-11-30
KR930008866B1 KR930008866B1 (ko) 1993-09-16

Family

ID=14384005

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910006204A KR930008866B1 (ko) 1990-04-20 1991-04-18 반도체장치 및 그 제조방법

Country Status (3)

Country Link
US (1) US5190894A (ko)
EP (1) EP0452966A3 (ko)
KR (1) KR930008866B1 (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5403781A (en) * 1992-07-17 1995-04-04 Yamaha Corporation Method of forming multilayered wiring
JPH06333924A (ja) * 1993-05-20 1994-12-02 Fujitsu Ltd 半導体装置の製造方法
DE19521006C2 (de) 1994-06-08 2000-02-17 Hyundai Electronics Ind Halbleiterbauelement und Verfahren zu seiner Herstellung
JP2830812B2 (ja) * 1995-12-27 1998-12-02 日本電気株式会社 多層プリント配線板の製造方法
US5952156A (en) * 1997-07-11 1999-09-14 Vanguard International Semiconductor Corporation Enhanced reflectivity coating (ERC) for narrow aperture width contact and interconnection lithography

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4557797A (en) * 1984-06-01 1985-12-10 Texas Instruments Incorporated Resist process using anti-reflective coating
JPS62500202A (ja) * 1984-09-13 1987-01-22 アドバンスト・マイクロ・ディバイシズ・インコ−ポレ−テッド 非漂白性の光吸収剤を含むポジのフォトレジストを用いる改良されたフォトリソングラフィ方法
US4560435A (en) * 1984-10-01 1985-12-24 International Business Machines Corporation Composite back-etch/lift-off stencil for proximity effect minimization
US4631806A (en) * 1985-05-22 1986-12-30 Gte Laboratories Incorporated Method of producing integrated circuit structures
JP2588192B2 (ja) * 1987-04-30 1997-03-05 株式会社東芝 パタ−ン形成方法
US5135891A (en) * 1988-01-19 1992-08-04 Mitsubishi Denki Kabushiki Kaisha Method for forming film of uniform thickness on semiconductor substrate having concave portion
US5074956A (en) * 1988-12-28 1991-12-24 Oki Electric Industry Co., Ltd. Pattern forming method
US5057462A (en) * 1989-09-27 1991-10-15 At&T Bell Laboratories Compensation of lithographic and etch proximity effects
US5126289A (en) * 1990-07-20 1992-06-30 At&T Bell Laboratories Semiconductor lithography methods using an arc of organic material
US4997790A (en) * 1990-08-13 1991-03-05 Motorola, Inc. Process for forming a self-aligned contact structure

Also Published As

Publication number Publication date
EP0452966A3 (en) 1993-09-29
EP0452966A2 (en) 1991-10-23
KR930008866B1 (ko) 1993-09-16
US5190894A (en) 1993-03-02

Similar Documents

Publication Publication Date Title
KR970030681A (ko) 반도체장치의 제조방법
KR950007059A (ko) 집적 회로
KR910020932A (ko) 반도체장치 및 그 제조방법
KR970077750A (ko) 광학 반도체 소자 및 이의 제조 방법
KR920020618A (ko) 반도체 장치의 배선 접속 구조 및 그 제조방법
KR940016734A (ko) 고집적 반도체 소자의 접속장치 및 그 제조방법
KR910019194A (ko) 반도체장치 및 그 제조방법
KR910019258A (ko) 반도체장치 및 그 제조방법
KR930003368A (ko) 반도체 집적 회로의 제조방법
KR930006832A (ko) 다층 금속 상호 접속부를 갖는 반도체 장치
KR930020590A (ko) 알루미늄을 주성분으로 하는 금속박막의 에칭방법 및 박막트랜지스터의 제조방법
KR920013788A (ko) 단일의 폴리(poly) 바이폴라 공정중에 쇼트키 장벽 다이오드를 제조하는 개선된 방법
KR920015650A (ko) 반도체 발광소자 및 그 제조방법
KR980005930A (ko) 반도체장치 및 그 제조방법
KR950015552A (ko) 다층배선을 갖는 고집적회로의 포토레지스트 체크 패턴
KR910016072A (ko) 반도체장치
KR940008067A (ko) 반도체 장치 및 그 제조방법
KR940002663A (ko) 3층 레지스트 패턴 형성방법
KR920013671A (ko) 다층 이종구조로 형성된 갈륨비소 소자의 제조방법
KR900003974A (ko) 반도체장치의 제조방법
KR920010820A (ko) 반도체 소자의 접속장치 및 그 제조방법
KR930002877A (ko) 단차가 없는 도전층 패턴 제조방법
KR940022703A (ko) 반도체 소자의 배선 제조방법
KR910008801A (ko) 반도체장치의 제조방법
KR970054130A (ko) 반도체 메모리장치의 패드층 형성방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee