KR900012155A - 데이타 처리 시스템 - Google Patents

데이타 처리 시스템 Download PDF

Info

Publication number
KR900012155A
KR900012155A KR1019890018447A KR890018447A KR900012155A KR 900012155 A KR900012155 A KR 900012155A KR 1019890018447 A KR1019890018447 A KR 1019890018447A KR 890018447 A KR890018447 A KR 890018447A KR 900012155 A KR900012155 A KR 900012155A
Authority
KR
South Korea
Prior art keywords
instruction
sequence
execution
processor
executing
Prior art date
Application number
KR1019890018447A
Other languages
English (en)
Other versions
KR930004214B1 (ko
Inventor
프레드릭 그로스키 그레고리
앨런 칼리 제임스
누이옌푸 명
스코트 레이 데이빗
Original Assignee
원본미기재
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 원본미기재, 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 원본미기재
Publication of KR900012155A publication Critical patent/KR900012155A/ko
Application granted granted Critical
Publication of KR930004214B1 publication Critical patent/KR930004214B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/3822—Parallel decoding, e.g. parallel decode units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

내용 없음

Description

데이타 처리 시스템
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 공통 명령어 캐시와 공통 메모리에 접속된 2개의 처리장치를 도시한 블럭도, 제2도는 부동 소숫점 프로세서를 위한 제어기능을 예증하고 있는 흐름도 제3도는 고정 소숫점 프로세서를 위한 제어기능을 예증하고 있는 흐름도.

Claims (7)

  1. 최소한 2개의 프로세서 수단에 의해 연산을 필요로 하는 명령어의 시퀸스를 저장하기 위한 명령어 저장수단과; 상기의 명령어 저장 수단으로부터 명령어를 실생 처리하기 위한 다수의 프로세서 수단과; 최소한 상기 하나의 프로세서 수단에 각각의 명령어를 디스패치시키기 위한 명령어 디스패치 수단과; 다른 프로세서 수단에 의해서 명령어 시퀸스 에 선행하는 명령어의 실행 처리전에 디스패치된 명령어를 실행 처리하기 위한 수단을 보유하고 있는 최소한 상기 하나의 프로세서 수단을 포함하는 것을 특징으로 하는 데이타 처리 시스템.
  2. 제1항에 있어서, 상기의 선행하는 명령어의 실행 처리전에 디스패치된 명령어를 실행 처리하기 위한 상기의 수단이 또한 다른 프로세서 수단에 의해 상기의 명령어가 연산을 필요로 할때 시퀸스의 앞에서 명령어의 실행 처리를 지연시키기 위한 수단을 보유하는 것을 특징으로 하는 데이타 처리시스템.
  3. 제1항에 있어서, 상기의 선행하는 명령어의 실행 처리전에 디스패치된 명령어를 실행처리하기 위한 상기의 수단이 상기의 인터럽트 가능한 명령어가 시퀸스에서 다른 명령어의 실행 처리와 함께 시퀸스 순서로 실행 처리될때까지 상기의 프로세서 수단에 대한 인터럽트 조건을 발생시킬 수 있는 형태의 인터럽트 가능한 명령어의 싱행처리를 지연시키기 위한 수단을 보유하는 것을 특징으로 하는 데이타 처리 시스템.
  4. 제3항에 있어서, 상기 명령어 디스패치 수단이 인터럽트의 발생전에 이전에 디스패치된 순서로 시퀸스의 명령어를 디스패치시키고, 인터러버트와 응답하고 인터럽트의 발생을 검출하기 위한 수단을 보유하는것을 특징으로 하는 데이타 처리 시스템.
  5. 제4항에 있어서, 상기의 선행하는 명령어의 실생 처리전에 디스패치된 명령어를 실행 처리하기 위한 상기의 수단이 다른 프로세서 수단에 의해 상기의 명령어 연산을 필요로 할때 시퀸스의 앞에서 명령어의 실행 처리를 지연시키기 위한 수단을 보유하는것을 특징으로 하는 데이타 처리 시스템.
  6. 제5항에 있어서, 상기의 명령어 저장수단이 최소한 2개의 프로세서 수단을 위한 명령어의 시퀸스를 보유하고 있고, 이러한 명령어 디스패치 수단은 최소한 2개의 프로세서 수단에 각각의 명령어를 디스패치시키는 것을 특징으로 하는 데이타 처리 시스템.
  7. 제6항에 있어서, 상기의 명령어 시퀸스가 2개의 프로세서의 연산을 필요로 하는 최소 하나의 명령어를 보유하는 것을 특징으로 하는 데이타 처리 시스템.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890018447A 1989-01-13 1989-12-13 데이타 처리 시스템 KR930004214B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US297783 1989-01-13
US297,783 1989-01-13
US07/297,783 US5075840A (en) 1989-01-13 1989-01-13 Tightly coupled multiprocessor instruction synchronization

Publications (2)

Publication Number Publication Date
KR900012155A true KR900012155A (ko) 1990-08-03
KR930004214B1 KR930004214B1 (ko) 1993-05-21

Family

ID=23147726

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890018447A KR930004214B1 (ko) 1989-01-13 1989-12-13 데이타 처리 시스템

Country Status (13)

Country Link
US (1) US5075840A (ko)
EP (1) EP0377991B1 (ko)
JP (1) JP2645669B2 (ko)
KR (1) KR930004214B1 (ko)
CN (1) CN1013067B (ko)
AU (1) AU618142B2 (ko)
BR (1) BR9000112A (ko)
CA (1) CA1321655C (ko)
DE (1) DE68927911T2 (ko)
GB (1) GB2227108A (ko)
HK (1) HK1000050A1 (ko)
MY (1) MY105754A (ko)
PH (1) PH30201A (ko)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5293500A (en) * 1989-02-10 1994-03-08 Mitsubishi Denki K.K. Parallel processing method and apparatus
US5768575A (en) * 1989-02-24 1998-06-16 Advanced Micro Devices, Inc. Semi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructions
US5226126A (en) * 1989-02-24 1993-07-06 Nexgen Microsystems Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags
US5781753A (en) * 1989-02-24 1998-07-14 Advanced Micro Devices, Inc. Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions
US5185871A (en) * 1989-12-26 1993-02-09 International Business Machines Corporation Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions
US5961629A (en) * 1991-07-08 1999-10-05 Seiko Epson Corporation High performance, superscalar-based computer system with out-of-order instruction execution
DE69231762T2 (de) 1991-07-08 2001-07-26 Seiko Epson Corp Risc-prozessor mit dehnbarer architektur
US5539911A (en) 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
ATE188786T1 (de) * 1991-07-08 2000-01-15 Seiko Epson Corp Risc-mikroprozessorarchitektur mit schnellem unterbrechungs- und ausnahmemodus
US5363495A (en) * 1991-08-26 1994-11-08 International Business Machines Corporation Data processing system with multiple execution units capable of executing instructions out of sequence
GB2263565B (en) * 1992-01-23 1995-08-30 Intel Corp Microprocessor with apparatus for parallel execution of instructions
US5438668A (en) 1992-03-31 1995-08-01 Seiko Epson Corporation System and method for extraction, alignment and decoding of CISC instructions into a nano-instruction bucket for execution by a RISC computer
EP0663083B1 (en) 1992-09-29 2000-12-20 Seiko Epson Corporation System and method for handling load and/or store operations in a superscalar microprocessor
US6735685B1 (en) 1992-09-29 2004-05-11 Seiko Epson Corporation System and method for handling load and/or store operations in a superscalar microprocessor
US5410657A (en) * 1992-10-09 1995-04-25 International Business Machines Corporation Method and system for high speed floating point exception enabled operation in a multiscalar processor system
DE69325769T2 (de) * 1992-11-04 2000-03-23 Digital Equipment Corp Erkennung von Befehlssynchronisationsfehlern
JP2549256B2 (ja) * 1992-12-01 1996-10-30 インターナショナル・ビジネス・マシーンズ・コーポレイション 浮動小数点プロセッサへデータを転送する方法及び装置
JP3182591B2 (ja) * 1993-01-20 2001-07-03 株式会社日立製作所 マイクロプロセッサ
GB9305263D0 (en) * 1993-03-15 1993-05-05 Univ Westminster Parrallel computation
JP2596712B2 (ja) * 1993-07-01 1997-04-02 インターナショナル・ビジネス・マシーンズ・コーポレイション 近接した分岐命令を含む命令の実行を管理するシステム及び方法
CA2123442A1 (en) * 1993-09-20 1995-03-21 David S. Ray Multiple execution unit dispatch with instruction dependency
US5584009A (en) * 1993-10-18 1996-12-10 Cyrix Corporation System and method of retiring store data from a write buffer
US6219773B1 (en) 1993-10-18 2001-04-17 Via-Cyrix, Inc. System and method of retiring misaligned write operands from a write buffer
US5740398A (en) * 1993-10-18 1998-04-14 Cyrix Corporation Program order sequencing of data in a microprocessor with write buffer
US5471598A (en) * 1993-10-18 1995-11-28 Cyrix Corporation Data dependency detection and handling in a microprocessor with write buffer
US5615402A (en) * 1993-10-18 1997-03-25 Cyrix Corporation Unified write buffer having information identifying whether the address belongs to a first write operand or a second write operand having an extra wide latch
TW353732B (en) * 1994-03-31 1999-03-01 Ibm Processing system and method of operation
CN1048344C (zh) * 1994-05-24 2000-01-12 禹成海 一种适度耦合多处理机系统的体系结构
US5465336A (en) * 1994-06-30 1995-11-07 International Business Machines Corporation Fetch and store buffer that enables out-of-order execution of memory instructions in a data processing system
US5666506A (en) * 1994-10-24 1997-09-09 International Business Machines Corporation Apparatus to dynamically control the out-of-order execution of load/store instructions in a processor capable of dispatchng, issuing and executing multiple instructions in a single processor cycle
US5870612A (en) * 1996-10-15 1999-02-09 International Business Machines Corporation Method and apparatus for condensed history buffer
US5860014A (en) * 1996-10-15 1999-01-12 International Business Machines Corporation Method and apparatus for improved recovery of processor state using history buffer
US5805906A (en) * 1996-10-15 1998-09-08 International Business Machines Corporation Method and apparatus for writing information to registers in a data processing system using a number of registers for processing instructions
US6070235A (en) * 1997-07-14 2000-05-30 International Business Machines Corporation Data processing system and method for capturing history buffer data
US6065086A (en) * 1998-02-17 2000-05-16 International Business Machines Corporation Demand based sync bus operation
US6564298B2 (en) 2000-12-22 2003-05-13 Intel Corporation Front end system having multiple decoding modes
US20070083192A1 (en) * 2005-10-07 2007-04-12 Eric Welch Apparatus and method for ablation of targeted tissue
TWI348652B (en) * 2005-10-17 2011-09-11 Via Tech Inc Driver assisted asynchronous command processing
US20070157030A1 (en) * 2005-12-30 2007-07-05 Feghali Wajdi K Cryptographic system component
US20070192571A1 (en) * 2006-02-14 2007-08-16 Feghali Wajdi K Programmable processing unit providing concurrent datapath operation of multiple instructions
CN102617431B (zh) * 2011-01-28 2013-09-25 天津滨海索尔特生物技术中心有限公司 用无机碱提取盐藻中的β-胡萝卜素的方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3229260A (en) * 1962-03-02 1966-01-11 Ibm Multiprocessing computer system
US3896418A (en) * 1971-08-31 1975-07-22 Texas Instruments Inc Synchronous multi-processor system utilizing a single external memory unit
GB1441458A (en) * 1972-06-28 1976-06-30 Texas Instruments Inc Stored programme data processing for parallel processing of programme segment
US3793631A (en) * 1972-09-22 1974-02-19 Westinghouse Electric Corp Digital computer apparatus operative with jump instructions
CH556576A (de) * 1973-03-28 1974-11-29 Hasler Ag Einrichtung zur synchronisierung dreier rechner.
FR2471631B1 (fr) * 1979-12-11 1986-02-21 Cii Honeywell Bull Dispositif de synchronisation et d'affectation de processus entre plusieurs processeurs dans un systeme de traitement de l'information
JPS6043535B2 (ja) * 1979-12-29 1985-09-28 富士通株式会社 情報処理装置
JPS58114274A (ja) * 1981-12-28 1983-07-07 Hitachi Ltd デ−タ処理装置
US4498136A (en) * 1982-12-15 1985-02-05 Ibm Corporation Interrupt processor
US4564901A (en) * 1983-07-21 1986-01-14 Burroughs Corporation Method of performing a sequence of related activities via multiple asynchronously intercoupled digital processors
JPH0744849B2 (ja) * 1985-07-31 1995-05-15 株式会社ニコン 超音波モータ
JPS6246341A (ja) * 1985-08-23 1987-02-28 Hitachi Ltd 付加プロセツサの入出力制御方法
US4763294A (en) * 1985-12-19 1988-08-09 Wang Laboratories, Inc. Method and apparatus for floating point operations
JP2610821B2 (ja) * 1986-01-08 1997-05-14 株式会社日立製作所 マルチプロセツサシステム
JPS6365528A (ja) * 1986-09-06 1988-03-24 Nec Corp コ・プロセツサ
JPS63282528A (ja) * 1987-02-04 1988-11-18 Sharp Corp 中央処理装置実行命令の検出方式
DE3878513T2 (de) * 1987-03-20 1993-09-16 Digital Equipment Corp Vorrichtung und verfahren zur synchronisation von arithmetischen exceptionen in parallelen pipeline-ausfuehrungseinheiten.
EP0312764A3 (en) * 1987-10-19 1991-04-10 International Business Machines Corporation A data processor having multiple execution units for processing plural classes of instructions in parallel
US4937741A (en) * 1988-04-28 1990-06-26 The Charles Stark Draper Laboratory, Inc. Synchronization of fault-tolerant parallel processing systems

Also Published As

Publication number Publication date
EP0377991A3 (en) 1991-07-31
MY105754A (en) 1995-01-30
JP2645669B2 (ja) 1997-08-25
KR930004214B1 (ko) 1993-05-21
US5075840A (en) 1991-12-24
GB8928776D0 (en) 1990-02-28
GB2227108A (en) 1990-07-18
CN1044177A (zh) 1990-07-25
HK1000050A1 (en) 1997-10-24
JPH02227769A (ja) 1990-09-10
BR9000112A (pt) 1990-10-23
EP0377991A2 (en) 1990-07-18
AU4433789A (en) 1990-07-19
EP0377991B1 (en) 1997-03-26
CN1013067B (zh) 1991-07-03
CA1321655C (en) 1993-08-24
DE68927911T2 (de) 1997-09-18
AU618142B2 (en) 1991-12-12
DE68927911D1 (de) 1997-04-30
PH30201A (en) 1997-02-05

Similar Documents

Publication Publication Date Title
KR900012155A (ko) 데이타 처리 시스템
KR940018742A (ko) 슈퍼스칼라 프로세서 시스템에서 복수의 명령어를 단일 사이클로 디스패치하기 위한 방법 및 장치
KR960032172A (ko) 컴퓨터 시스템
KR840008069A (ko) 디지탈 콘트로울러
KR960035259A (ko) 감소된 판독 및/또는 기록 포트 대역폭을 갖는 레지스터 파일을 포함하는 컴퓨터 프로세서
KR860004355A (ko) 1개 또는 다수개의 프로그램을 다수개의 연산부에서 실행가능한 프로셋서
KR950009453A (ko) 컴퓨터 프로세싱 시스템 및 인스트럭션 실행방법
EP0377990A3 (en) Data processing systems
KR920020339A (ko) 트랩 및 스톨 제어기능을 갖는 병렬처리형 프로세서 시스템
KR840001728A (ko) 마이크로 프로세서
KR920001323A (ko) 브랜치를 제거하여 컴퓨터 성능을 개선하는 프로세서 동작방법
KR900000795A (ko) 데이타 처리 시스템
KR950027565A (ko) 처리 시스템 및 그의 동작 방법
US4152763A (en) Control system for central processing unit with plural execution units
JPH06236267A (ja) スーパースカラ・プロセッサ・システムにおける命令ディスパッチ効率を向上させる方法およびシステム
KR880014471A (ko) 가상 머신 시스템용의 게스트 머신 실행 제어시스템
JPS5779557A (en) Data processor
KR900702453A (ko) 데이타 처리장치용 운영 프로그램
KR900016865A (ko) 파이프라인방식의 분기명령제어장치
KR830010423A (ko) 데이터 처리 시스템의 데이터 교환방식
JPS5759253A (en) Branch instruction prefetch system
KR950027573A (ko) 처리 시스템 및 그이 동작 방법
KR890005607A (ko) 데이타 처리 시스템
JPS6431238A (en) System for controlling store buffer
KR940015818A (ko) 다중처리 시스템에서 프로세스 디스패치 방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050324

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee