JPS6431238A - System for controlling store buffer - Google Patents
System for controlling store bufferInfo
- Publication number
- JPS6431238A JPS6431238A JP62186935A JP18693587A JPS6431238A JP S6431238 A JPS6431238 A JP S6431238A JP 62186935 A JP62186935 A JP 62186935A JP 18693587 A JP18693587 A JP 18693587A JP S6431238 A JPS6431238 A JP S6431238A
- Authority
- JP
- Japan
- Prior art keywords
- store
- buffer
- stored
- bite mark
- same bank
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To improve a processing speed by merging a store instruction and executing it as one store operation when the store instruction successively appears to the memory of the same bank. CONSTITUTION:A store address is converted to a real address and stored to a store buffer register 4. The contents of the store buffer register 4 are compared by an address comparing circuit 5 and when they are access to the same bank, it is informed a merge circuit 10. On the other hand, store data are continuously stored to a store data buffer 8. A bite mark is continuously stored through a bite mark register 11 to a store bite mark buffer 12 in the same way. When the access to the same bank is obtained, those data are merged by a merge circuit 10 and the bite mark is merged by a merge circuit 13. Then, they are stored to the memory at a time.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62186935A JPS6431238A (en) | 1987-07-27 | 1987-07-27 | System for controlling store buffer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62186935A JPS6431238A (en) | 1987-07-27 | 1987-07-27 | System for controlling store buffer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6431238A true JPS6431238A (en) | 1989-02-01 |
Family
ID=16197294
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62186935A Pending JPS6431238A (en) | 1987-07-27 | 1987-07-27 | System for controlling store buffer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6431238A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03100843A (en) * | 1989-09-14 | 1991-04-25 | Nec Corp | Information processor |
| JPH06103151A (en) * | 1992-06-26 | 1994-04-15 | Internatl Business Mach Corp <Ibm> | Personal computer |
| JPH10134001A (en) * | 1996-10-29 | 1998-05-22 | Hitachi Ltd | Multipoint terminal linking method and remote clinical consultation backup system using the same |
| JP2012043202A (en) * | 2010-08-19 | 2012-03-01 | Nec Computertechno Ltd | Store merge device, information processing device, store merge method, and program |
| JP2013536526A (en) * | 2010-08-20 | 2013-09-19 | アップル インコーポレイテッド | Combined write buffer with dynamically adjustable flash index |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6238953A (en) * | 1985-08-14 | 1987-02-19 | Fujitsu Ltd | Main storage device for compression of partial write access |
-
1987
- 1987-07-27 JP JP62186935A patent/JPS6431238A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6238953A (en) * | 1985-08-14 | 1987-02-19 | Fujitsu Ltd | Main storage device for compression of partial write access |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03100843A (en) * | 1989-09-14 | 1991-04-25 | Nec Corp | Information processor |
| JPH06103151A (en) * | 1992-06-26 | 1994-04-15 | Internatl Business Mach Corp <Ibm> | Personal computer |
| JPH10134001A (en) * | 1996-10-29 | 1998-05-22 | Hitachi Ltd | Multipoint terminal linking method and remote clinical consultation backup system using the same |
| JP2012043202A (en) * | 2010-08-19 | 2012-03-01 | Nec Computertechno Ltd | Store merge device, information processing device, store merge method, and program |
| JP2013536526A (en) * | 2010-08-20 | 2013-09-19 | アップル インコーポレイテッド | Combined write buffer with dynamically adjustable flash index |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910012962A (en) | DMA controller | |
| EP0251056A3 (en) | Cache tag lookaside | |
| JPS5779557A (en) | Data processor | |
| JPS6431238A (en) | System for controlling store buffer | |
| KR890015119A (en) | Data processor | |
| JPS6426252A (en) | Data keeping/restoring method | |
| JPS573142A (en) | Instruction prefetching system | |
| JPS6478361A (en) | Data processing system | |
| JPS5718071A (en) | Address conversion controlling system | |
| JPS5582357A (en) | Information processing unit | |
| JPS6429933A (en) | Store buffer controller for buffer storage system | |
| JPS5637892A (en) | Memory unit | |
| JPS54145440A (en) | Memory control system | |
| JPS55118168A (en) | Memory reading control system | |
| JPS57157369A (en) | Loop tracking processing system | |
| JPS57200985A (en) | Buffer memory device | |
| JPS56124954A (en) | Advance control type information processing equipment | |
| JPS6459537A (en) | System for controlling cache memory of data processor | |
| JPS5584090A (en) | Stack control system for logic control unit | |
| JPS54128640A (en) | Control system for cash memory | |
| JPS5564693A (en) | Buffer memory unit | |
| JPS5523556A (en) | Data transfer control system | |
| JPS641075A (en) | Picture processor | |
| JPS5593580A (en) | Buffer memory control system | |
| JPS5733476A (en) | Buffer memory control system |