KR960032172A - 컴퓨터 시스템 - Google Patents

컴퓨터 시스템 Download PDF

Info

Publication number
KR960032172A
KR960032172A KR1019950067122A KR19950067122A KR960032172A KR 960032172 A KR960032172 A KR 960032172A KR 1019950067122 A KR1019950067122 A KR 1019950067122A KR 19950067122 A KR19950067122 A KR 19950067122A KR 960032172 A KR960032172 A KR 960032172A
Authority
KR
South Korea
Prior art keywords
endian
computer system
mechanisms
format
task
Prior art date
Application number
KR1019950067122A
Other languages
English (en)
Other versions
KR100239028B1 (ko
Inventor
웨인 로엔 래리
존 실하 에드워드
Original Assignee
윌리암 티. 엘리스
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윌리암 티. 엘리스, 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 윌리암 티. 엘리스
Publication of KR960032172A publication Critical patent/KR960032172A/ko
Application granted granted Critical
Publication of KR100239028B1 publication Critical patent/KR100239028B1/ko

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4009Coupling between buses with data restructuring
    • G06F13/4013Coupling between buses with data restructuring with data re-ordering, e.g. Endian conversion
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824Operand accessing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)

Abstract

전형적인 이중-엔디안 컴퓨터 시스템(a conventional bi-endian computer system)은 이 컴퓨터 시스템이 엔디안 모드(endian mode)를 동적으로 변환시키도록 하는 혼합-엔디안 메카니즘(mexed-dndian mechanisms)을 포함하는 향상된 시스템이다. 태스크가 대형 엔디안 포맷(big endian format) 또는 소형 엔이안 포맷(little endian format) 의 데이타를 예상하는 것에 관계없이, 혼합-엔디안 컴퓨터 시스템은 실행 태스크에 의해 예상된 유형으로 데이타를 자동적으로 포맷시킨다. 또한, 혼합-엔디안 메카니즘은 이들 메카니즘이 동일한 컴퓨터 시스템상에서 실행할 수 있도록 대형 및 소형 엔디안 인스트럭션을 포맷시킨다.

Description

컴퓨터 시스템
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 바람직한 실시예의 컴퓨터 시스템을 도시한 블럭도,
제2(a)도는 IBM PowerPC 구조에서 사용된 데이타 워드 크기를 도시한 도면,
제2(b)도는 대형 엔디안 및 소형 엔디안 데이타 포맷을 도시한 도면,
제3(a)도는 IBM PowerPC 구조의 데이타 반전 방법을 도시한 테이블,
제3(b)도는 IBM PowerPC 구조의 소형 엔디안 어드레스 변경 방법을 도시한 테이블,
제6(a)도는 본 발명의 메카니즘이 바람직한 실시예의 단계를 수행하는 방법을 도시한 논리 흐름도,
제6(b)도는 제6(a)도에 도시된 메카니즘에 의해 취해진 단계 결과의 예를 도시한 데이타 흐름도.

Claims (1)

  1. 컴퓨터 시스템(a computer system)에 있어서, 전형적인 이중-엔디안 프로세서(a conventional bi-endian processer)와; 상기 전형적인 이중-엔디안 프로세서를 기초한 태스크용 태스크(a task-for-task)에 따라, 대형 엔디안 태스크(big endian tasks)로서 실행하는 대형 엔디안 프로그램(big endian programs) 및 소형 엔디안 태스크(little endian tasks)로서 실행하는 소형 엔디안 프로그램(little endian programs)가 구비된 메모리(memory)를 포함하는 컴퓨터 시스템.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019950067122A 1995-02-24 1995-12-29 컴퓨터 시스템 KR100239028B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/393,968 US5928349A (en) 1995-02-24 1995-02-24 Mixed-endian computing environment for a conventional bi-endian computer system
US8/393,968 1995-02-24
US8/393968 1995-02-24

Publications (2)

Publication Number Publication Date
KR960032172A true KR960032172A (ko) 1996-09-17
KR100239028B1 KR100239028B1 (ko) 2000-01-15

Family

ID=23556991

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950067122A KR100239028B1 (ko) 1995-02-24 1995-12-29 컴퓨터 시스템

Country Status (4)

Country Link
US (3) US5928349A (ko)
EP (1) EP0729094A1 (ko)
JP (1) JPH08314733A (ko)
KR (1) KR100239028B1 (ko)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5778406A (en) * 1995-06-30 1998-07-07 Thomson Consumer Electronics, Inc. Apparatus for delivering CPU independent data for little and big endian machines
US6021275A (en) * 1996-08-05 2000-02-01 General Magic, Inc. Object code structure and method for translation of architecture independent program implementations
US6061779A (en) * 1998-01-16 2000-05-09 Analog Devices, Inc. Digital signal processor having data alignment buffer for performing unaligned data accesses
US6295561B1 (en) * 1998-06-30 2001-09-25 At&T Corp System for translating native data structures and specific message structures by using template represented data structures on communication media and host machines
EP1119805B8 (en) * 1998-10-10 2006-05-03 Transitive Limited Endian transformation
KR100283412B1 (ko) * 1998-12-15 2001-03-02 김영환 프레임버퍼의 인터페이스 제어장치
FR2795573B1 (fr) * 1999-06-25 2001-11-30 Inst Nat Rech Inf Automat Dispositif de gestion d'echanges de donnees entre materiels informatiques
US6850990B1 (en) * 1999-07-14 2005-02-01 Landesk Software Limited Transfer of synchronized data from 16-bit code to a 32-bit process
US6691307B2 (en) * 1999-08-03 2004-02-10 Sun Microsystems, Inc. Interpreter optimization for native endianness
US6477699B1 (en) * 2001-06-19 2002-11-05 Xilinx, Inc. Electronic circuit designs adaptable for applications having different binary data formats
US6725369B1 (en) * 2000-04-28 2004-04-20 Hewlett-Packard Development Company, L.P. Circuit for allowing data return in dual-data formats
GB0026363D0 (en) 2000-10-27 2000-12-13 Sgs Thomson Microelectronics Bi-endian libraries
US6725364B1 (en) 2001-03-08 2004-04-20 Xilinx, Inc. Configurable processor system
US20030014616A1 (en) * 2001-07-02 2003-01-16 Thavatchai Makphaibulchoke Method and apparatus for pre-processing a data collection for use by a big-endian operating system
US6986006B2 (en) * 2002-04-17 2006-01-10 Microsoft Corporation Page granular curtained memory via mapping control
US7565509B2 (en) * 2002-04-17 2009-07-21 Microsoft Corporation Using limits on address translation to control access to an addressable entity
US6904486B2 (en) 2002-05-23 2005-06-07 Seiko Epson Corporation 32 bit generic bus interface using read/write byte enables
US6886067B2 (en) * 2002-05-23 2005-04-26 Seiko Epson Corporation 32 Bit generic asynchronous bus interface using read/write strobe byte enables
US6895489B2 (en) * 2002-08-07 2005-05-17 Hewlett-Packard Development Company, L.P. System and method for operating in endian independent mode
JP4446373B2 (ja) * 2003-03-19 2010-04-07 パナソニック株式会社 プロセッサ、データ共有装置
US20040221274A1 (en) * 2003-05-02 2004-11-04 Bross Kevin W. Source-transparent endian translation
US20050066146A1 (en) * 2003-09-19 2005-03-24 Intel Corporation Endian conversion
US7363620B2 (en) * 2003-09-25 2008-04-22 Sun Microsystems, Inc. Non-linear execution of application program instructions for application program obfuscation
US8220058B2 (en) * 2003-09-25 2012-07-10 Oracle America, Inc. Rendering and encryption engine for application program obfuscation
US7415618B2 (en) * 2003-09-25 2008-08-19 Sun Microsystems, Inc. Permutation of opcode values for application program obfuscation
US7424620B2 (en) * 2003-09-25 2008-09-09 Sun Microsystems, Inc. Interleaved data and instruction streams for application program obfuscation
US7353499B2 (en) 2003-09-25 2008-04-01 Sun Microsystems, Inc. Multiple instruction dispatch tables for application program obfuscation
US20050069138A1 (en) * 2003-09-25 2005-03-31 Sun Microsystems, Inc., A Delaware Corporation Application program obfuscation
US7330959B1 (en) 2004-04-23 2008-02-12 Transmeta Corporation Use of MTRR and page attribute table to support multiple byte order formats in a computer system
US7139905B2 (en) * 2004-04-29 2006-11-21 Microsoft Corporation Dynamic endian switching
US20060106988A1 (en) * 2004-11-16 2006-05-18 Charbel Khawand Method and system for exchanging data
US7552427B2 (en) * 2004-12-13 2009-06-23 Intel Corporation Method and apparatus for implementing a bi-endian capable compiler
KR100743126B1 (ko) * 2005-02-25 2007-07-27 한국동서발전(주) 발전용 분산제어 시스템의 운전을 위한 운전 장치
JP4437464B2 (ja) 2005-06-01 2010-03-24 株式会社ルネサステクノロジ 半導体装置及びデータ処理システム
US7865884B1 (en) 2005-06-03 2011-01-04 Apple Inc. Typed-data translation for platform independence
US7640553B2 (en) * 2005-09-30 2009-12-29 Intel Corporation Mechanisms to support use of software running on platform hardware employing different endianness
US8595452B1 (en) 2005-11-30 2013-11-26 Sprint Communications Company L.P. System and method for streaming data conversion and replication
US7721077B2 (en) * 2006-12-11 2010-05-18 Intel Corporation Performing endian conversion
KR101437962B1 (ko) * 2007-06-26 2014-09-15 삼성전자주식회사 데이터 처리 장치 및 데이터 처리 방법
CN101324868B (zh) * 2008-07-11 2010-06-16 中兴通讯股份有限公司 处理器与boot flash间的连接装置及实现方法
CN102150139A (zh) * 2008-09-12 2011-08-10 瑞萨电子株式会社 数据处理装置及半导体集成电路装置
US8145804B2 (en) * 2009-09-21 2012-03-27 Kabushiki Kaisha Toshiba Systems and methods for transferring data to maintain preferred slot positions in a bi-endian processor
JP5499781B2 (ja) * 2010-03-04 2014-05-21 日本電気株式会社 メモリデータベースシステム、高速化方法、および、プログラム
JP5622429B2 (ja) 2010-04-20 2014-11-12 ルネサスエレクトロニクス株式会社 マイクロコンピュータ
US8972821B2 (en) * 2010-12-23 2015-03-03 Texas Instruments Incorporated Encode and multiplex, register, and decode and error correction circuitry
US8953782B2 (en) 2011-05-09 2015-02-10 Bae Systems Information And Electronic Systems Integration Inc. Crypto arrangement with mixed endian
US10120682B2 (en) * 2014-02-28 2018-11-06 International Business Machines Corporation Virtualization in a bi-endian-mode processor architecture
US10671387B2 (en) * 2014-06-10 2020-06-02 International Business Machines Corporation Vector memory access instructions for big-endian element ordered and little-endian element ordered computer code and data
US9619214B2 (en) 2014-08-13 2017-04-11 International Business Machines Corporation Compiler optimizations for vector instructions
US10169014B2 (en) 2014-12-19 2019-01-01 International Business Machines Corporation Compiler method for generating instructions for vector operations in a multi-endian instruction set
US9588746B2 (en) 2014-12-19 2017-03-07 International Business Machines Corporation Compiler method for generating instructions for vector operations on a multi-endian processor
US9880821B2 (en) 2015-08-17 2018-01-30 International Business Machines Corporation Compiler optimizations for vector operations that are reformatting-resistant
US9594668B1 (en) 2015-09-04 2017-03-14 International Business Machines Corporation Debugger display of vector register contents after compiler optimizations for vector instructions
US10691453B2 (en) * 2015-11-13 2020-06-23 International Business Machines Corporation Vector load with instruction-specified byte count less than a vector size for big and little endian processing
US10691456B2 (en) * 2015-11-13 2020-06-23 International Business Machines Corporation Vector store instruction having instruction-specified byte count to be stored supporting big and little endian processing
US9904595B1 (en) * 2016-08-23 2018-02-27 Texas Instruments Incorporated Error correction hardware with fault detection
US20180232427A1 (en) * 2017-02-13 2018-08-16 Raytheon Company Data structure endian conversion system
US11934332B2 (en) * 2022-02-01 2024-03-19 Mellanox Technologies, Ltd. Data shuffle offload
US11775399B1 (en) * 2022-03-28 2023-10-03 International Business Machines Corporation Efficient recovery in continuous data protection environments

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4999808A (en) * 1986-09-26 1991-03-12 At&T Bell Laboratories Dual byte order data processor
JPS63217416A (ja) 1987-03-05 1988-09-09 Nec Corp デ−タ配列変換装置
US5132898A (en) * 1987-09-30 1992-07-21 Mitsubishi Denki Kabushiki Kaisha System for processing data having different formats
JP2633331B2 (ja) * 1988-10-24 1997-07-23 三菱電機株式会社 マイクロプロセッサ
GB2229832B (en) * 1989-03-30 1993-04-07 Intel Corp Byte swap instruction for memory format conversion within a microprocessor
US5237672A (en) * 1989-07-28 1993-08-17 Texas Instruments Incorporated Dynamically adaptable memory controller for various size memories
US5287470A (en) * 1989-12-28 1994-02-15 Texas Instruments Incorporated Apparatus and method for coupling a multi-lead output bus to interleaved memories, which are addressable in normal and block-write modes
US5261077A (en) * 1990-06-29 1993-11-09 Digital Equipment Corporation Configurable data path arrangement for resolving data type incompatibility
DE69124437T2 (de) * 1990-08-09 1997-07-03 Silicon Graphics Inc Verfahren und Vorrichtung zum Umkehren von Byteordnung in einem Rechner
US5191581A (en) * 1990-12-07 1993-03-02 Digital Equipment Corporation Method and apparatus for providing high performance interconnection between interface circuits coupled to information buses
JP2763207B2 (ja) * 1991-04-25 1998-06-11 株式会社東芝 情報処理装置
US5446482A (en) * 1991-11-13 1995-08-29 Texas Instruments Incorporated Flexible graphics interface device switch selectable big and little endian modes, systems and methods
US5251312A (en) * 1991-12-30 1993-10-05 Sun Microsystems, Inc. Method and apparatus for the prevention of race conditions during dynamic chaining operations
US5313231A (en) * 1992-03-24 1994-05-17 Texas Instruments Incorporated Color palette device having big/little endian interfacing, systems and methods
US5408664A (en) * 1992-06-19 1995-04-18 Silicon Graphics, Incorporated System and Method for booting computer for operation in either of two byte-order modes
JPH07505972A (ja) * 1992-12-21 1995-06-29 オリヴェッティ・アドヴァンスト・テクノロジー・センター・インコーポレーテッド 異なるバイト順序を有する要素間の通信を容易にする装置,システム及び方法
US5519842A (en) * 1993-02-26 1996-05-21 Intel Corporation Method and apparatus for performing unaligned little endian and big endian data accesses in a processing system
US5524256A (en) * 1993-05-07 1996-06-04 Apple Computer, Inc. Method and system for reordering bytes in a data stream
US5574923A (en) * 1993-05-10 1996-11-12 Intel Corporation Method and apparatus for performing bi-endian byte and short accesses in a single-endian microprocessor
US5432937A (en) * 1993-08-20 1995-07-11 Next Computer, Inc. Method and apparatus for architecture independent executable files
GB9402470D0 (en) * 1994-02-09 1994-03-30 Texas Instruments Ltd Improvements in or relating to mask generation
US5574927A (en) * 1994-03-25 1996-11-12 International Meta Systems, Inc. RISC architecture computer configured for emulation of the instruction set of a target computer
US5687337A (en) * 1995-02-24 1997-11-11 International Business Machines Corporation Mixed-endian computer system
US5640545A (en) * 1995-05-03 1997-06-17 Apple Computer, Inc. Frame buffer interface logic for conversion of pixel data in response to data format and bus endian-ness

Also Published As

Publication number Publication date
EP0729094A1 (en) 1996-08-28
KR100239028B1 (ko) 2000-01-15
JPH08314733A (ja) 1996-11-29
US5968164A (en) 1999-10-19
US6341345B1 (en) 2002-01-22
US5928349A (en) 1999-07-27

Similar Documents

Publication Publication Date Title
KR960032172A (ko) 컴퓨터 시스템
KR920001332A (ko) 고성능 프로세서의 브랜치 예상 동작 방법 및 장치
KR890017604A (ko) 마이크로 컴퓨터 시스템
KR900012155A (ko) 데이타 처리 시스템
KR920001323A (ko) 브랜치를 제거하여 컴퓨터 성능을 개선하는 프로세서 동작방법
KR870007461A (ko) 데이타 처리 시스템 동작방법
KR900016865A (ko) 파이프라인방식의 분기명령제어장치
KR910008565A (ko) 분기 제어 회로
KR960704275A (ko) 컴퓨터 구조
KR950012226A (ko) 정보 처리 시스템 및 그 동작 방법
KR900015014A (ko) 데이타 프로세서
KR940005031A (ko) 교환시스템의 사용중 소프트웨어 버젼 변경 방법
KR970049517A (ko) 고속 중형컴퓨터에 있어서 isdn보드의 데이타 전달방법
KR970031707A (ko) 전전자 교환기에 있어서 상위레벨 프로세서의 리스타트원인 저장 출력방법(method for saving and outputing restart cause for high level processor in the full electronic switching system)
KR910018918A (ko) 멀티 프로세서를 이용한 시스템에서 서브프로세서의 프로그램을 램에 실장하는 방법
KR890015124A (ko) 정보처리장치
KR930008614A (ko) 튜얼포트램을 이용한 통신시스템
KR940004446A (ko) 버스 인터페이스 장치
JPS63269253A (ja) 日本語文書作成装置
KR930022221A (ko) 이중화 프로세서의 데이타 분담처리방법
KR940022251A (ko) 운영체제 명령어의 구현방법
KR920003180A (ko) 퍼스널 컴퓨터 간의 통신방식
KR940015913A (ko) 칼러 플래인 시스템 모드에서의 그래픽텍스트 액셀러레이터
KR890015530A (ko) 이중화 프로세서에 있어서 병렬 데이타 통신 제어회로
KR920014036A (ko) 대용량 저장장치 입출력 정합방법

Legal Events

Date Code Title Description
A201 Request for examination
AMND Amendment
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J201 Request for trial against refusal decision
AMND Amendment
B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20091005

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee