KR910008565A - 분기 제어 회로 - Google Patents

분기 제어 회로 Download PDF

Info

Publication number
KR910008565A
KR910008565A KR1019900016351A KR900016351A KR910008565A KR 910008565 A KR910008565 A KR 910008565A KR 1019900016351 A KR1019900016351 A KR 1019900016351A KR 900016351 A KR900016351 A KR 900016351A KR 910008565 A KR910008565 A KR 910008565A
Authority
KR
South Korea
Prior art keywords
instruction
branch
control circuit
branch control
succeeds
Prior art date
Application number
KR1019900016351A
Other languages
English (en)
Other versions
KR930005769B1 (ko
Inventor
다까시 미야모리
Original Assignee
아오이 죠이찌
가부시끼가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아오이 죠이찌, 가부시끼가이샤 도시바 filed Critical 아오이 죠이찌
Publication of KR910008565A publication Critical patent/KR910008565A/ko
Application granted granted Critical
Publication of KR930005769B1 publication Critical patent/KR930005769B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/324—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address using program counter relative addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G06F9/3844—Speculative instruction execution using dynamic branch prediction, e.g. using branch history tables

Abstract

내용 없음.

Description

분기 제어회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3도는 이 발명의 회로에 쓰이는 각형의 상대 분기 명령 포맷도.
제4도는 제1도의 부디코더 회로의 상세도.
제5도는 제4도의 각 분기 예측 정보, 폐치의 각 비트 상태와 선택기 출력의 관계를 도시한 도면.

Claims (1)

  1. 파이프 라인 방식에 의하여 분기 명령을 포함하는 명령을 처리하는 데이타 처리 장치에 있어서, 명령 페치단에서 명령 버퍼(101)로 입려되는 명령군 중 단축형인 상대 분기 명령을 처리하는 동시에, 상기 명령내에 포함된 분기 정보에서 분기가 성공된다고 예측된 경우에, 그 분기선 어드레스를 성공하는 부디코더 회로(102), 및 상기 명령군 중 일반형인 상대 분기 명령을 처리하는 동시에 상기 명령 내에 포함되어 있는 분기 정보에서 분기가 성공한다고 예측된 경우에, 그 분기선 어드레스를 생성하는 주디코더 회로(103)을 구비하는 것을 특징으로 하는 분기 제어 회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900016351A 1989-10-16 1990-10-15 분기 제어회로 KR930005769B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1266158A JPH0650465B2 (ja) 1989-10-16 1989-10-16 分岐制御回路
JP1-266158 1989-10-16

Publications (2)

Publication Number Publication Date
KR910008565A true KR910008565A (ko) 1991-05-31
KR930005769B1 KR930005769B1 (ko) 1993-06-24

Family

ID=17427093

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900016351A KR930005769B1 (ko) 1989-10-16 1990-10-15 분기 제어회로

Country Status (5)

Country Link
US (1) US5295248A (ko)
EP (1) EP0423726B1 (ko)
JP (1) JPH0650465B2 (ko)
KR (1) KR930005769B1 (ko)
DE (1) DE69032463T2 (ko)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2761688B2 (ja) * 1992-02-07 1998-06-04 三菱電機株式会社 データ処理装置
JP3345787B2 (ja) * 1993-04-13 2002-11-18 三菱電機株式会社 データ処理装置
JPH09500989A (ja) * 1993-05-14 1997-01-28 インテル・コーポレーション 分岐ターゲット・バッファにおける推論履歴
US5724565A (en) * 1995-02-03 1998-03-03 International Business Machines Corporation Method and system for processing first and second sets of instructions by first and second types of processing systems
JP3760041B2 (ja) * 1996-12-09 2006-03-29 松下電器産業株式会社 分岐予測する情報処理装置
US5974538A (en) * 1997-02-21 1999-10-26 Wilmot, Ii; Richard Byron Method and apparatus for annotating operands in a computer system with source instruction identifiers
US6134649A (en) * 1997-11-17 2000-10-17 Advanced Micro Devices, Inc. Control transfer indication in predecode which identifies control transfer instruction and an alternate feature of an instruction
US6167506A (en) * 1997-11-17 2000-12-26 Advanced Micro Devices, Inc. Replacing displacement in control transfer instruction with encoding indicative of target address, including offset and target cache line location
US6061786A (en) * 1998-04-23 2000-05-09 Advanced Micro Devices, Inc. Processor configured to select a next fetch address by partially decoding a byte of a control transfer instruction
EP0953898A3 (en) * 1998-04-28 2003-03-26 Matsushita Electric Industrial Co., Ltd. A processor for executing Instructions from memory according to a program counter, and a compiler, an assembler, a linker and a debugger for such a processor
US6237087B1 (en) * 1998-09-30 2001-05-22 Intel Corporation Method and apparatus for speeding sequential access of a set-associative cache
JP2001273138A (ja) * 2000-03-24 2001-10-05 Fujitsu Ltd プログラム変換装置および方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3764988A (en) * 1971-03-01 1973-10-09 Hitachi Ltd Instruction processing device using advanced control system
JPS5848144A (ja) * 1981-09-16 1983-03-22 Nec Corp デ−タ処理装置の分岐命令制御方式
US4991080A (en) * 1986-03-13 1991-02-05 International Business Machines Corporation Pipeline processing apparatus for executing instructions in three streams, including branch stream pre-execution processor for pre-executing conditional branch instructions
GB8728493D0 (en) * 1987-12-05 1988-01-13 Int Computers Ltd Jump prediction
JPH02287626A (ja) * 1989-04-28 1990-11-27 Toshiba Corp パイプライン方式の分岐命令制御装置

Also Published As

Publication number Publication date
US5295248A (en) 1994-03-15
EP0423726A3 (en) 1992-09-16
EP0423726A2 (en) 1991-04-24
DE69032463T2 (de) 1998-12-17
JPH03129432A (ja) 1991-06-03
JPH0650465B2 (ja) 1994-06-29
DE69032463D1 (de) 1998-08-13
KR930005769B1 (ko) 1993-06-24
EP0423726B1 (en) 1998-07-08

Similar Documents

Publication Publication Date Title
KR910005156A (ko) 파이프라인 처리 방법으로 동작하는 프리디코더 유니트 와 주 디코더 유니트를 갖는 마이크로프로세서
KR910012913A (ko) 명령태그(tag)장치를 구비한 테이터처리시스팀
KR840006092A (ko) 기억보호 검사방법 및 그 수행회로
KR910008565A (ko) 분기 제어 회로
KR850006087A (ko) 데이터 처리 장치
KR850001566A (ko) 마이크로 컴퓨터
KR910012915A (ko) 소프트웨어 예정 기법을 사용한 파이프라인 브레이크 최소화 프로세스
KR900006853A (ko) 마이크로 프로세서
KR840005575A (ko) 비동기 버스 멀티프로세서(multiprocessor:다중처리장치) 시스템
KR900016865A (ko) 파이프라인방식의 분기명령제어장치
KR910011051A (ko) 화상부호화장치
KR910017759A (ko) 순서동작형 논리회로 디바이스
KR910005155A (ko) 마이크로 프로세서
KR910005570A (ko) 프로그래머블 서브프레임 방식의 pwm회로
KR970049813A (ko) 퍼지 논리 규칙을 평가하기 위한 회로와 방법
KR890015124A (ko) 정보처리장치
SU962943A1 (ru) Микропрограммное устройство управлени
KR950022543A (ko) 디지탈 키폰 시스템의 전용선 방식 선택 회로
KR970012074A (ko) 레지스터 세트 방법 및 회로
KR910010299A (ko) 프로그래머블 콘트롤러의 비트연산 처리회로
KR930001640A (ko) 프로세서 테스트 방법
KR880006605A (ko) 컴퓨터용 메모리 구성장치
KR930014028A (ko) 어드레스 프로그램 선택회로
KR970055629A (ko) 비터비 디코더의 디코딩 방법
KR950003978A (ko) 데이타 경로 제어시스템

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030530

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee