KR890008918A - 반도체장치 및 그 제조방법 - Google Patents

반도체장치 및 그 제조방법 Download PDF

Info

Publication number
KR890008918A
KR890008918A KR1019880014379A KR880014379A KR890008918A KR 890008918 A KR890008918 A KR 890008918A KR 1019880014379 A KR1019880014379 A KR 1019880014379A KR 880014379 A KR880014379 A KR 880014379A KR 890008918 A KR890008918 A KR 890008918A
Authority
KR
South Korea
Prior art keywords
trench
forming
insulating layer
isolation
semiconductor substrate
Prior art date
Application number
KR1019880014379A
Other languages
English (en)
Other versions
KR930002282B1 (en
Inventor
다께시 마쯔다니
가즈노리 이마오까
Original Assignee
야마모도 다꾸마
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 야마모도 다꾸마, 후지쓰 가부시끼가이샤 filed Critical 야마모도 다꾸마
Publication of KR890008918A publication Critical patent/KR890008918A/ko
Application granted granted Critical
Publication of KR930002282B1 publication Critical patent/KR930002282B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/66181Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors with potential-jump barrier or surface barrier
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • H01L29/945Trench capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/37DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate

Abstract

내용 없음

Description

반도체장치 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 4 도는 본 발명의 일예에 대한 평면도.
제 5 도 및 제 6 도는 각각 제 4 도의 AB 단면도 및 XY 단면도.

Claims (5)

  1. 반도체기판에 형성된 트렌치 커패시터, 상기 트렌치 커패시터를 분리하기 위해 사이에 제공된 트렌치, 및 상기 트렌치 커패시터를 분리하기 위해 상기 트렌치의 측벽에 형성되는 트렌치 커패시터로 구성된 것을 특징으로 하는 반도체 장치.
  2. 제1항에 있어서, 상기 반도체 기판을 실리콘으로 이루어진 것을 특징으로 하는 반도체 장치.
  3. 반도체 기판에 제1 아이솔레이션 트렌치를 형성하는 단계, 상기 제1 아이솔레이션 트렌치가 사이에 채워지도록 절연층을 형성하는 단계, 상기 제1절연층을 마스코로서 사용하여 상기 기판에 제2트렌치를 형성하는 단계, 및 상기 제1 아이솔레이션 트렌치에서 상기 절연층의 적어도 일부를 제거한 후에 상기 제1 및 상기 제2 아이솔레이션 트렌치에 커패시터 전극을 형성하는 단계로 구성되는 것을 특징으로 하는 반도체 장치 제조방법.
  4. 제3항에 있어서, 상기 불순물 도우프 영역은 P+형 실리콘 영역인 것을 특징으로 하는 반도체 장치 제조방법.
  5. 제3항에 있어서, 상기 절연층은 인규산염 유리층인 것을 특징으로 하는 반도체 장치 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR8814379A 1987-11-13 1988-11-02 Semiconductor device and manufacturing method thereof KR930002282B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62285440A JPH01128559A (ja) 1987-11-13 1987-11-13 半導体装置及びその製造方法
JP?62-285440 1987-11-13

Publications (2)

Publication Number Publication Date
KR890008918A true KR890008918A (ko) 1989-07-13
KR930002282B1 KR930002282B1 (en) 1993-03-29

Family

ID=17691548

Family Applications (1)

Application Number Title Priority Date Filing Date
KR8814379A KR930002282B1 (en) 1987-11-13 1988-11-02 Semiconductor device and manufacturing method thereof

Country Status (5)

Country Link
US (1) US4918499A (ko)
EP (1) EP0317152B1 (ko)
JP (1) JPH01128559A (ko)
KR (1) KR930002282B1 (ko)
DE (1) DE3851504T2 (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5143861A (en) * 1989-03-06 1992-09-01 Sgs-Thomson Microelectronics, Inc. Method making a dynamic random access memory cell with a tungsten plug
US5124766A (en) * 1989-06-30 1992-06-23 Texas Instruments Incorporated Filament channel transistor interconnected with a conductor
US6184105B1 (en) * 1997-05-22 2001-02-06 Advanced Micro Devices Method for post transistor isolation
US6476435B1 (en) * 1997-09-30 2002-11-05 Micron Technology, Inc. Self-aligned recessed container cell capacitor
US6755318B2 (en) * 2000-11-13 2004-06-29 Reliant Medicals Products, Inc. Limited flow cups
US7351634B2 (en) * 2006-05-25 2008-04-01 United Microelectronics Corp. Trench-capacitor DRAM device and manufacture method thereof

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0665225B2 (ja) * 1984-01-13 1994-08-22 株式会社東芝 半導体記憶装置の製造方法
JPH0665226B2 (ja) * 1984-03-01 1994-08-22 株式会社東芝 半導体記憶装置の製造方法
JP2604705B2 (ja) * 1985-04-03 1997-04-30 松下電子工業株式会社 Mosキヤパシタの製造方法
JPS6233450A (ja) * 1985-08-06 1987-02-13 Nec Corp Mis型半導体記憶装置
JPS63257263A (ja) * 1987-04-14 1988-10-25 Mitsubishi Electric Corp 半導体記憶装置

Also Published As

Publication number Publication date
KR930002282B1 (en) 1993-03-29
EP0317152B1 (en) 1994-09-14
US4918499A (en) 1990-04-17
JPH01128559A (ja) 1989-05-22
EP0317152A2 (en) 1989-05-24
DE3851504D1 (de) 1994-10-20
EP0317152A3 (en) 1990-09-12
DE3851504T2 (de) 1995-01-12

Similar Documents

Publication Publication Date Title
KR0133921B1 (ko) 반도체 장치
KR920001753A (ko) 종형 mos 트랜지스터와 그 제조 방법
KR950021600A (ko) 반도체 집적회로장치 및 그 제조방법
KR890008958A (ko) 집적회로용 고전압 캐패시터 및 이의 형성 방법
KR910006977A (ko) 분리병합형 홈의 구조를 갖는 d램 셀과 그 제조방법
KR910003813A (ko) 적층된 캐패시터 및 매립된 측방향 접촉부를 갖는 dram 셀
KR900019234A (ko) 반도체기억장치
KR860003658A (ko) 반도체 기억장치의 제조방법
KR890008918A (ko) 반도체장치 및 그 제조방법
KR870003575A (ko) 반도체장치의 형성방법
KR910013571A (ko) 유전물질에 의해 분리되어 있는 전극쌍이 포함된 다양한 소자를 구비한 직접회로의 제조방법
KR850004178A (ko) 유전체 분리형 집적회로 장치의 제조방법
KR950015787A (ko) 반도체 기억장치 및 그 제조방법
KR890008949A (ko) 반도체장치 및 그 제조방법
KR880008451A (ko) 기판의 표면 접촉부를 갖고 있는 딥 트렌치 분리 구조물 및 이의 제조방법
KR910016061A (ko) 반도체장치 및 그 제조방법
KR960030380A (ko) 집적 회로 구조 및 이의 제조 방법
KR950012686A (ko) 반도체장치 및 그 제조방법
DE3786693D1 (de) Programmierbarer kontaktfleck.
JPH03155659A (ja) 半導体装置
KR930017119A (ko) 에스오아이(soi)형 반도체 장치와 그 제조방법
JPS6421965A (en) Mos transistor
JPS6459864A (en) Mos transistor
KR920017213A (ko) 반도체 장치의 소자격리 방법
KR970053807A (ko) 바이폴라 트랜지스터 구조를 이용한 접합 축전기 및 그 제조 방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee