KR860002873A - 반주문형 시스템 lsi - Google Patents
반주문형 시스템 lsi Download PDFInfo
- Publication number
- KR860002873A KR860002873A KR1019850006492A KR850006492A KR860002873A KR 860002873 A KR860002873 A KR 860002873A KR 1019850006492 A KR1019850006492 A KR 1019850006492A KR 850006492 A KR850006492 A KR 850006492A KR 860002873 A KR860002873 A KR 860002873A
- Authority
- KR
- South Korea
- Prior art keywords
- lsi logic
- semi
- gate array
- standard lsi
- terminal
- Prior art date
Links
- 238000003491 array Methods 0.000 claims 2
- 238000000034 method Methods 0.000 claims 1
- 230000002093 peripheral effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Theoretical Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- General Engineering & Computer Science (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Microcomputers (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1도는 본 발명의 한 실예에 관한 회로구성을 나타낸 블록도.
제 2도는 제1도의 실시예에 관한 배치구성을 나타낸 평면도.
제 3도는 종래의 회로구성을 나타낸 블록도이다.
* 도면의 주요부분에 대한 부호의 설명.
1′∼8′:표준 LSI로직부, A∼D:게이트 어레이(게이트 어레이의 블록), E:패드영역(Pad Area).
Claims (1)
- 필요한 시스템을 구성할 수 있는 여러종류의 독립된 LSI에 대응하여 배선이 되어 있는 여러종류의 마크로 셀(Macro cell)로 구성되어 있는 모놀리딕-반주문형 시스템 LSI에 있어서, 이미 완성되어 있는 논리구성부분 및 배선패턴으로 이루어진 여러종류의 표준 LSI로직부와, 이들 표준 LSI로직부와 동일한 공정조건에 적응되는 설계기준을 갖추고 있으면서 상기 표준 LSI로직부의 주변회로를 구성하는 최소한 한 블록의 게이트 어레이(A∼C), 상기 각 표준 LSI로직부의 각 단자 및 게이트 어레이(A∼C)의 각 단자 상호간을 임의로 접속시키기 위한 배선영역을 구비하고 있는 마스트 패턴부와 상기 각 표준 LSI로직부 및 게이트 어레이를 에워싸도록 설치된 외부접속 인터페이스를 위한 입출력 버퍼용 게이트 어레이(D), 상기 입출력 버퍼용 게이트 어레이(D)를 에워싸도록 설치된 리이드단자 접속용 본딩 패드부(E)등을 구비하고 있으면서, 상기 각 구성요소를 마스크로하여 공통의 하드웨어가 구성되어지는 한편, 각 구성요소간이 최소한 1층의 패턴배선으로 상호접속 되어져 있는 것을 특징으로 하는 반주문형 시스템.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59-204456 | 1984-09-29 | ||
JP204456 | 1984-09-29 | ||
JP59204456A JPH06101550B2 (ja) | 1984-09-29 | 1984-09-29 | モノリシックセミカスタムシステムlsiの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR860002873A true KR860002873A (ko) | 1986-04-30 |
KR900008795B1 KR900008795B1 (ko) | 1990-11-29 |
Family
ID=16490831
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019850006492A KR900008795B1 (ko) | 1984-09-29 | 1985-09-05 | 반주문형 시스템 lsi |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH06101550B2 (ko) |
KR (1) | KR900008795B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01184845A (ja) * | 1988-01-13 | 1989-07-24 | Fujitsu Ltd | 複合化集積回路 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57100758A (en) * | 1980-12-16 | 1982-06-23 | Nec Corp | Semiconductor device |
-
1984
- 1984-09-29 JP JP59204456A patent/JPH06101550B2/ja not_active Expired - Lifetime
-
1985
- 1985-09-05 KR KR1019850006492A patent/KR900008795B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JPH06101550B2 (ja) | 1994-12-12 |
JPS6182444A (ja) | 1986-04-26 |
KR900008795B1 (ko) | 1990-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910000623B1 (ko) | 반도체 장치 | |
US4733288A (en) | Gate-array chip | |
KR900010998A (ko) | 반도체 집적회로 장치 | |
KR970063679A (ko) | 집적회로내에 금속 상호 접속선을 배선하는 방법 및 이에 의해 제조된 집적회로 | |
KR860001378A (ko) | 모놀리딕 세미-커스텀 lsi | |
KR950010098A (ko) | 반도체 기억장치 | |
KR910007129A (ko) | 입력보호회로를 구비한 반도체장치 | |
KR910008836A (ko) | 반도체기억장치 | |
KR960000719B1 (ko) | 세미커스텀 반도체 집적회로의 매크로셀 설계법 | |
EP0041844B1 (en) | Semiconductor integrated circuit devices | |
KR840001778A (ko) | 반도체 집적회로 장치(半導體 集積回路 裝置) | |
KR920007178A (ko) | 반도체 집적회로 | |
KR860002873A (ko) | 반주문형 시스템 lsi | |
KR930010083B1 (ko) | 스탠다드셀방식의 반도체 집적회로 | |
KR920007194A (ko) | 표준 셀 방식의 반도체 집접회로 | |
KR910007122A (ko) | 반도체 메모리 | |
KR850002679A (ko) | 대규모 집적회로 실장의 다중신호 경로 분배 시스템 | |
KR910007131A (ko) | 마스터 슬라이스 집적 회로 장치 | |
KR910010715A (ko) | 반도체 메모리 | |
JPS6297347A (ja) | ゲ−トアレイ付ワンチツプマイクロコンピユ−タ | |
KR970072293A (ko) | 반도체 집적회로 및 시스템 | |
KR900001020A (ko) | 반도체 집적회로 장치 | |
KR920003532A (ko) | 마스터 슬라이스 방식에 있어서의 반도체집적회로의 제조방법 | |
KR860002876A (ko) | 반주문형 시스템 lsi | |
KR940010302A (ko) | 반도체 접속장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19991019 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |