KR102672379B1 - 반도체 소자의 모놀리식 3d 집적을 위한 아키텍처 - Google Patents

반도체 소자의 모놀리식 3d 집적을 위한 아키텍처 Download PDF

Info

Publication number
KR102672379B1
KR102672379B1 KR1020217015002A KR20217015002A KR102672379B1 KR 102672379 B1 KR102672379 B1 KR 102672379B1 KR 1020217015002 A KR1020217015002 A KR 1020217015002A KR 20217015002 A KR20217015002 A KR 20217015002A KR 102672379 B1 KR102672379 B1 KR 102672379B1
Authority
KR
South Korea
Prior art keywords
layer
semiconductor device
substrate
thickness direction
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020217015002A
Other languages
English (en)
Korean (ko)
Other versions
KR20210068572A (ko
Inventor
라스 리브만
제프리 스미스
안톤 제이. 데빌리어스
Original Assignee
도쿄엘렉트론가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 도쿄엘렉트론가부시키가이샤 filed Critical 도쿄엘렉트론가부시키가이샤
Publication of KR20210068572A publication Critical patent/KR20210068572A/ko
Application granted granted Critical
Publication of KR102672379B1 publication Critical patent/KR102672379B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00—Three-dimensional [3D] integrated devices
    • H01L27/0688—
    • H01L27/088—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H10B10/18—Peripheral circuit regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0149—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0186—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00—Three-dimensional [3D] integrated devices
    • H10D88/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42—Vias, e.g. via plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/427—Power or ground buses

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
KR1020217015002A 2018-10-29 2019-10-29 반도체 소자의 모놀리식 3d 집적을 위한 아키텍처 Active KR102672379B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201862752112P 2018-10-29 2018-10-29
US62/752,112 2018-10-29
PCT/US2019/058554 WO2020092361A1 (en) 2018-10-29 2019-10-29 Architecture for monolithic 3d integration of semiconductor devices

Publications (2)

Publication Number Publication Date
KR20210068572A KR20210068572A (ko) 2021-06-09
KR102672379B1 true KR102672379B1 (ko) 2024-06-04

Family

ID=70327689

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020217015002A Active KR102672379B1 (ko) 2018-10-29 2019-10-29 반도체 소자의 모놀리식 3d 집적을 위한 아키텍처

Country Status (6)

Country Link
US (2) US11201148B2 (https=)
JP (1) JP7426547B2 (https=)
KR (1) KR102672379B1 (https=)
CN (1) CN112956024B (https=)
TW (1) TWI856983B (https=)
WO (1) WO2020092361A1 (https=)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7376805B2 (ja) * 2018-11-09 2023-11-09 株式会社ソシオネクスト 半導体集積回路装置
JP7364922B2 (ja) * 2018-12-26 2023-10-19 株式会社ソシオネクスト 半導体集積回路装置
US11437376B2 (en) * 2019-05-31 2022-09-06 Tokyo Electron Limited Compact 3D stacked-CFET architecture for complex logic cells
US12451430B2 (en) 2020-05-28 2025-10-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating semiconductor devices having different architectures and semiconductor devices fabricated thereby
DE102021107950A1 (de) * 2020-05-28 2021-12-02 Taiwan Semiconductor Manufacturing Co., Ltd. Verfahren zum fertigen von halbleiterbauelementen mit unterschiedlichen architekturen und damit gefertigte halbleiterbauelemente
US11646318B2 (en) * 2020-09-30 2023-05-09 Tokyo Electron Limited Connections from buried interconnects to device terminals in multiple stacked devices structures
US11322197B1 (en) * 2020-10-21 2022-05-03 Arm Limited Power-gating techniques with buried metal
US11948886B2 (en) 2020-10-23 2024-04-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and methods of manufacturing same
US12176293B2 (en) * 2020-12-04 2024-12-24 Tokyo Electron Limited Inter-tier power delivery network (PDN) for dense gate-on-gate 3D logic integration
US12374623B2 (en) 2021-01-18 2025-07-29 Samsung Electronics Co., Ltd. Stacked semiconductor device architecture
US12183738B2 (en) * 2021-01-29 2024-12-31 Samsung Electronics Co., Ltd. Cross-coupled gate design for stacked device with separated top-down gate
US12446291B2 (en) * 2021-02-19 2025-10-14 Tokyo Electron Limited Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)
US11968818B2 (en) 2021-03-19 2024-04-23 Samsung Electronics Co., Ltd. SRAM memory cell for stacked transistors with different channel width
US11670363B2 (en) * 2021-04-23 2023-06-06 Arm Limited Multi-tier memory architecture
US12557377B2 (en) * 2021-05-13 2026-02-17 Tokyo Electron Limited Inverted cross-couple for top-tier FET for multi-tier gate-on-gate 3DI
US11764154B2 (en) 2021-07-30 2023-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Power rail and signal line arrangement in integrated circuits having stacked transistors
EP4434092A4 (en) * 2021-11-16 2025-10-08 Hsu Fu Chang ADVANCED STRUCTURES WITH MOSFET TRANSISTORS AND METAL LAYERS
US12588489B2 (en) 2022-02-25 2026-03-24 Samsung Electronics Co., Ltd. Integrated circuit devices including stacked elements and methods of forming the same
US12131996B2 (en) 2022-03-28 2024-10-29 Samsung Electronics Co., Ltd. Stacked device with backside power distribution network and method of manufacturing the same
US20230317717A1 (en) * 2022-03-30 2023-10-05 Arm Limited Multi-Device Stack Structure
EP4293721A1 (en) * 2022-06-15 2023-12-20 Imec VZW Bit cell for sram
US20240290719A1 (en) * 2023-02-24 2024-08-29 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit device, system and method
US20250309093A1 (en) * 2024-03-28 2025-10-02 International Business Machines Corporation Power rail in stacked fet devices
EP4665106A1 (en) * 2024-06-13 2025-12-17 Imec VZW A static random access memory device
US20260096411A1 (en) * 2024-09-27 2026-04-02 Intel Corporation Complementary field-effect transistor static random-access memory

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040113190A1 (en) 2002-12-11 2004-06-17 Oh Byung-Jun Integrated circuit devices including a MIM capacitor
US20170062319A1 (en) 2015-08-31 2017-03-02 Taiwan Semiconductor Manufacturing Company, Ltd. Monolithic 3d integration inter-tier vias insertion scheme and associated layout structure
US20170179245A1 (en) 2015-12-16 2017-06-22 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method for manufacturing the same

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3119177B2 (ja) * 1996-10-24 2000-12-18 日本電気株式会社 半導体装置
US6800883B2 (en) * 2000-09-21 2004-10-05 Matsushita Electric Industrial Co., Ltd. CMOS basic cell and method for fabricating semiconductor integrated circuit using the same
KR101036158B1 (ko) * 2003-07-29 2011-05-23 매그나칩 반도체 유한회사 Ｓｒａｍ 및 로직 복합 소자의 제조 방법
KR100629364B1 (ko) * 2004-12-28 2006-09-29 삼성전자주식회사 에스램 셀들 및 플래쉬 메모리 셀들을 구비하는 반도체직접회로 소자들 및 그 제조방법들
JP2008117864A (ja) * 2006-11-01 2008-05-22 Nec Electronics Corp 半導体装置
US8624328B2 (en) * 2008-11-19 2014-01-07 Renesas Electronics Corporation Semiconductor device
JP2011114049A (ja) * 2009-11-25 2011-06-09 Renesas Electronics Corp 半導体装置
JP2011165966A (ja) * 2010-02-10 2011-08-25 Renesas Electronics Corp 半導体装置および半導体装置の製造方法
JP2012059830A (ja) * 2010-09-07 2012-03-22 Toshiba Corp 半導体記憶装置
JP5959162B2 (ja) * 2011-06-09 2016-08-02 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
JP5947580B2 (ja) * 2012-03-23 2016-07-06 ローム株式会社 デカップルキャパシタセル、セルベースｉｃ、セルベースｉｃのレイアウトシステムおよびレイアウト方法
JP6113500B2 (ja) * 2012-12-27 2017-04-12 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
US9536840B2 (en) * 2013-02-12 2017-01-03 Qualcomm Incorporated Three-dimensional (3-D) integrated circuits (3DICS) with graphene shield, and related components and methods
US9177890B2 (en) * 2013-03-07 2015-11-03 Qualcomm Incorporated Monolithic three dimensional integration of semiconductor integrated circuits
US9171608B2 (en) 2013-03-15 2015-10-27 Qualcomm Incorporated Three-dimensional (3D) memory cell separation among 3D integrated circuit (IC) tiers, and related 3D integrated circuits (3DICS), 3DIC processor cores, and methods
DE112013007061T5 (de) * 2013-06-25 2016-01-28 Intel Corp. Monolithische dreidimensionale (3D) ICS mit örtlichen ebenenübergreifenden Zwischenverbindungen
US10134729B2 (en) 2013-09-27 2018-11-20 Taiwan Semiconductor Manufacturing Co., Ltd. Vertical noise reduction in 3D stacked semiconductor devices
US9070552B1 (en) * 2014-05-01 2015-06-30 Qualcomm Incorporated Adaptive standard cell architecture and layout techniques for low area digital SoC
US20160211250A1 (en) * 2015-01-15 2016-07-21 Infineon Technologies Ag Semiconductor substrate arrangement, a semiconductor device, and a method for processing a semiconductor substrate
US9431300B1 (en) * 2015-08-27 2016-08-30 Globalfoundries Inc. MOL architecture enabling ultra-regular cross couple
US9935100B2 (en) * 2015-11-09 2018-04-03 Qualcomm Incorporated Power rail inbound middle of line (MOL) routing
FR3045869B1 (fr) * 2015-12-18 2020-02-07 Stmicroelectronics (Crolles 2) Sas Routage ameliore pour structure integree tridimensionnelle
US9754923B1 (en) * 2016-05-09 2017-09-05 Qualcomm Incorporated Power gate placement techniques in three-dimensional (3D) integrated circuits (ICs) (3DICs)
US9929149B2 (en) 2016-06-21 2018-03-27 Arm Limited Using inter-tier vias in integrated circuits
US10510592B2 (en) * 2016-07-25 2019-12-17 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit (IC) structure for high performance and functional density
US10651178B2 (en) * 2018-02-14 2020-05-12 Taiwan Semiconductor Manufacturing Co., Ltd. Compact electrical connection that can be used to form an SRAM cell and method of making the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040113190A1 (en) 2002-12-11 2004-06-17 Oh Byung-Jun Integrated circuit devices including a MIM capacitor
US20170062319A1 (en) 2015-08-31 2017-03-02 Taiwan Semiconductor Manufacturing Company, Ltd. Monolithic 3d integration inter-tier vias insertion scheme and associated layout structure
US20170179245A1 (en) 2015-12-16 2017-06-22 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method for manufacturing the same

Also Published As

Publication number Publication date
JP2022509506A (ja) 2022-01-20
WO2020092361A1 (en) 2020-05-07
CN112956024B (zh) 2024-09-10
JP7426547B2 (ja) 2024-02-02
US20200135718A1 (en) 2020-04-30
US11201148B2 (en) 2021-12-14
TWI856983B (zh) 2024-10-01
TW202034494A (zh) 2020-09-16
KR20210068572A (ko) 2021-06-09
US20220052038A1 (en) 2022-02-17
CN112956024A (zh) 2021-06-11

Similar Documents

Publication Publication Date Title
KR102672379B1 (ko) 반도체 소자의 모놀리식 3d 집적을 위한 아키텍처
US11437376B2 (en) Compact 3D stacked-CFET architecture for complex logic cells
JP7486058B2 (ja) 後面電力供給における交換用埋設電力レール
KR102587642B1 (ko) 적층된 삼차원 이종 메모리 디바이스 및 그 형성 방법
KR102824680B1 (ko) 프로세서 및 동적 랜덤 액세스 메모리를 갖는 본디드 반도체 장치 및 이를 형성하는 방법
CN110731012B (zh) 具有处理器和异构存储器的一体化半导体器件及其形成方法
JP7415176B2 (ja) 半導体集積回路装置
JP6428956B2 (ja) 半導体集積回路装置
US12310103B2 (en) Semiconductor integrated circuit device having standard cells including three dimensional transistors
US9324715B2 (en) Flip-flop layout architecture implementation for semiconductor device
KR20210110691A (ko) 프로세서 및 이종 메모리를 갖는 통합 반도체 디바이스 및 이를 형성하는 방법
CN109564893B (zh) 半导体芯片
US12446291B2 (en) Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)
JPWO2020170715A1 (ja) 半導体集積回路装置
JPWO2020092361A5 (https=)
TW201606892A (zh) 具有時脈閘控功率及路由於下方的信號之兩側上的金屬
US20210074638A1 (en) Semiconductor device and method of manufacturing the same
US20240079353A1 (en) Passive Semiconductor Device

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20210518

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20220808

Comment text: Request for Examination of Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20240520

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20240531

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20240531

End annual number: 3

Start annual number: 1

PG1601 Publication of registration