KR101615789B1 - 반도체 소자용 기판의 제조 방법 및 반도체 장치 - Google Patents

반도체 소자용 기판의 제조 방법 및 반도체 장치 Download PDF

Info

Publication number
KR101615789B1
KR101615789B1 KR1020117022639A KR20117022639A KR101615789B1 KR 101615789 B1 KR101615789 B1 KR 101615789B1 KR 1020117022639 A KR1020117022639 A KR 1020117022639A KR 20117022639 A KR20117022639 A KR 20117022639A KR 101615789 B1 KR101615789 B1 KR 101615789B1
Authority
KR
South Korea
Prior art keywords
substrate
forming
pattern
resin layer
resin
Prior art date
Application number
KR1020117022639A
Other languages
English (en)
Korean (ko)
Other versions
KR20120004423A (ko
Inventor
스스무 마니와
다께히또 쯔까모또
준꼬 도다
Original Assignee
도판 인사츠 가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 도판 인사츠 가부시키가이샤 filed Critical 도판 인사츠 가부시키가이샤
Publication of KR20120004423A publication Critical patent/KR20120004423A/ko
Application granted granted Critical
Publication of KR101615789B1 publication Critical patent/KR101615789B1/ko

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020117022639A 2009-03-30 2010-03-15 반도체 소자용 기판의 제조 방법 및 반도체 장치 KR101615789B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2009081785A JP5526575B2 (ja) 2009-03-30 2009-03-30 半導体素子用基板の製造方法および半導体装置
JPJP-P-2009-081785 2009-03-30

Publications (2)

Publication Number Publication Date
KR20120004423A KR20120004423A (ko) 2012-01-12
KR101615789B1 true KR101615789B1 (ko) 2016-04-26

Family

ID=42935915

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020117022639A KR101615789B1 (ko) 2009-03-30 2010-03-15 반도체 소자용 기판의 제조 방법 및 반도체 장치

Country Status (7)

Country Link
US (1) US8535987B2 (ja)
JP (1) JP5526575B2 (ja)
KR (1) KR101615789B1 (ja)
CN (1) CN102365737B (ja)
SG (1) SG174622A1 (ja)
TW (1) TWI500131B (ja)
WO (1) WO2010116615A1 (ja)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8709933B2 (en) * 2011-04-21 2014-04-29 Tessera, Inc. Interposer having molded low CTE dielectric
WO2013052672A2 (en) * 2011-10-07 2013-04-11 Volterra Semiconductor Corporation Power management applications of interconnect substrates
JP6050975B2 (ja) * 2012-03-27 2016-12-21 新光電気工業株式会社 リードフレーム、半導体装置及びリードフレームの製造方法
CN102779763A (zh) * 2012-06-05 2012-11-14 华天科技（西安）有限公司 一种基于腐蚀的aaqfn产品的二次塑封制作工艺
CN102738017A (zh) * 2012-06-13 2012-10-17 华天科技（西安）有限公司 一种基于喷砂的aaqfn产品的二次塑封制作工艺
CN102738016A (zh) * 2012-06-13 2012-10-17 华天科技（西安）有限公司 一种基于框架载体开孔的aaqfn产品的二次塑封制作工艺
CN103021875A (zh) * 2012-12-09 2013-04-03 华天科技（西安）有限公司 一种基于aaqfn框架产品二次塑封的扁平封装件制作工艺
CN103021883A (zh) * 2012-12-09 2013-04-03 华天科技（西安）有限公司 一种基于腐蚀塑封体的扁平封装件制作工艺
CN103021882A (zh) * 2012-12-09 2013-04-03 华天科技（西安）有限公司 一种基于磨屑塑封体的扁平封装件制作工艺
CN103021994A (zh) * 2012-12-28 2013-04-03 华天科技（西安）有限公司 一种aaqfn二次塑封与二次植球优化的封装件及其制作工艺
CN104359393B (zh) * 2014-11-28 2018-08-24 中航电测仪器股份有限公司 一种应变计及其制造和安装方法
JP2018019071A (ja) 2016-07-14 2018-02-01 住友ベークライト株式会社 半導体装置の製造方法
JP6964477B2 (ja) 2017-09-20 2021-11-10 新光電気工業株式会社 半導体素子用基板及びその製造方法、半導体装置及びその製造方法
KR101999594B1 (ko) * 2018-02-23 2019-10-01 해성디에스 주식회사 반도체 패키지 기판 제조방법, 이를 이용하여 제조된 반도체 패키지 기판, 반도체 패키지 제조방법 및 이를 이용하여 제조된 반도체 패키지
KR102119142B1 (ko) 2019-10-01 2020-06-05 해성디에스 주식회사 웨이퍼 레벨 패키지의 캐리어를 리드 프레임으로 제작하는 방법
US11441697B2 (en) 2020-10-01 2022-09-13 Saudi Arabian Oil Company Valve diagnostic and performance system
US11692903B2 (en) 2020-10-01 2023-07-04 Saudi Arabian Oil Company Valve diagnostic and performance system
US11581251B2 (en) 2020-11-10 2023-02-14 Qualcomm Incorporated Package comprising inter-substrate gradient interconnect structure

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003309242A (ja) * 2002-04-15 2003-10-31 Dainippon Printing Co Ltd リードフレーム部材とリードフレーム部材の製造方法、及び該リードフレーム部材を用いた半導体パッケージとその製造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01297830A (ja) * 1988-05-25 1989-11-30 Matsushita Electric Works Ltd 半導体素子の薄型封止方法
JPH06326142A (ja) * 1993-05-13 1994-11-25 Fujitsu Ltd 半導体装置
JP2899956B2 (ja) 1996-05-01 1999-06-02 東洋精密工業株式会社 半導体装置及びその製造方法
JPH09307043A (ja) * 1996-05-10 1997-11-28 Dainippon Printing Co Ltd リードフレーム部材とその製造方法、および該リードフレーム部材を用いた半導体装置
WO2000030419A1 (fr) * 1998-11-18 2000-05-25 Daiwa Co., Ltd. Procede de production de tableaux de connexions
US6451627B1 (en) * 1999-09-07 2002-09-17 Motorola, Inc. Semiconductor device and process for manufacturing and packaging a semiconductor device
CN101120622B (zh) * 2004-09-06 2010-07-28 德塞拉互连材料股份有限公司 用于将配线膜互连的部件及其制造方法
JP4609172B2 (ja) 2005-04-21 2011-01-12 株式会社デンソー 樹脂封止型半導体装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003309242A (ja) * 2002-04-15 2003-10-31 Dainippon Printing Co Ltd リードフレーム部材とリードフレーム部材の製造方法、及び該リードフレーム部材を用いた半導体パッケージとその製造方法

Also Published As

Publication number Publication date
US20120061829A1 (en) 2012-03-15
JP5526575B2 (ja) 2014-06-18
US8535987B2 (en) 2013-09-17
JP2010238694A (ja) 2010-10-21
TWI500131B (zh) 2015-09-11
WO2010116615A1 (ja) 2010-10-14
SG174622A1 (en) 2011-10-28
KR20120004423A (ko) 2012-01-12
CN102365737A (zh) 2012-02-29
CN102365737B (zh) 2014-04-02
TW201044532A (en) 2010-12-16

Similar Documents

Publication Publication Date Title
KR101615789B1 (ko) 반도체 소자용 기판의 제조 방법 및 반도체 장치
KR101609016B1 (ko) 반도체 소자용 기판의 제조 방법 및 반도체 장치
KR101613828B1 (ko) 리드 프레임 기판의 제조 방법
KR20110081813A (ko) 리드 프레임 기판과 그 제조 방법 및 반도체 장치
KR101648602B1 (ko) 반도체 소자용 기판의 제조 방법 및 반도체 장치
KR20120010044A (ko) 리드프레임 제조방법과 그에 따른 리드프레임 및 반도체 패키지 제조방법과 그에 따른 반도체 패키지
JP2009147117A (ja) リードフレーム型基板の製造方法及び半導体基板
KR101674536B1 (ko) 리드프레임을 이용한 회로 기판의 제조 방법
JP5521301B2 (ja) リードフレーム型基板とその製造方法および半導体装置
KR101187913B1 (ko) 반도체 패키지용 리이드 프레임과, 이를 제조하는 방법
JP2016122713A (ja) リードフレーム基板およびその製造方法

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
AMND Amendment
X701 Decision to grant (after re-examination)
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee