KR101141084B1 - 위상 동기 루프를 위한 선형 위상 주파수 검출기 및 차지 펌프 - Google Patents

위상 동기 루프를 위한 선형 위상 주파수 검출기 및 차지 펌프 Download PDF

Info

Publication number
KR101141084B1
KR101141084B1 KR1020097010190A KR20097010190A KR101141084B1 KR 101141084 B1 KR101141084 B1 KR 101141084B1 KR 1020097010190 A KR1020097010190 A KR 1020097010190A KR 20097010190 A KR20097010190 A KR 20097010190A KR 101141084 B1 KR101141084 B1 KR 101141084B1
Authority
KR
South Korea
Prior art keywords
signal
flip
clock
generate
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020097010190A
Other languages
English (en)
Korean (ko)
Other versions
KR20090074081A (ko
Inventor
강 장
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20090074081A publication Critical patent/KR20090074081A/ko
Application granted granted Critical
Publication of KR101141084B1 publication Critical patent/KR101141084B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Electronic Switches (AREA)
KR1020097010190A 2006-11-30 2007-11-27 위상 동기 루프를 위한 선형 위상 주파수 검출기 및 차지 펌프 Active KR101141084B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/565,062 US7876871B2 (en) 2006-11-30 2006-11-30 Linear phase frequency detector and charge pump for phase-locked loop
US11/565,062 2006-11-30
PCT/US2007/085658 WO2008067324A1 (en) 2006-11-30 2007-11-27 Linear phase frequency detector and charge pump for phase-locked loop

Publications (2)

Publication Number Publication Date
KR20090074081A KR20090074081A (ko) 2009-07-03
KR101141084B1 true KR101141084B1 (ko) 2012-07-12

Family

ID=38988311

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020097010190A Active KR101141084B1 (ko) 2006-11-30 2007-11-27 위상 동기 루프를 위한 선형 위상 주파수 검출기 및 차지 펌프

Country Status (7)

Country Link
US (1) US7876871B2 (enExample)
EP (1) EP2087593B1 (enExample)
JP (2) JP5180225B2 (enExample)
KR (1) KR101141084B1 (enExample)
CN (1) CN101542907B (enExample)
TW (1) TW200836488A (enExample)
WO (1) WO2008067324A1 (enExample)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006102925A1 (en) * 2005-03-31 2006-10-05 Freescale Semiconductor, Inc. Method for noise reduction in a phase locked loop and a device having noise reduction capabilities
US8588311B2 (en) * 2006-12-08 2013-11-19 Gvbb Holdings S.A.R.L. Identification of video signals in a video system
US8108453B2 (en) * 2007-12-17 2012-01-31 Applied Micro Circuits Corporation System and method for filter response switching
US8441575B2 (en) * 2007-12-27 2013-05-14 Himax Technologies Limited Audio clock regenerator with precise parameter transformer
US8258877B2 (en) * 2009-03-18 2012-09-04 University Of Southern California Feed-back and feed-forward systems and methods to reduce oscillator phase-noise
US8169265B2 (en) * 2009-04-29 2012-05-01 Mediatek Inc. Phase lock loop circuits
CN101826869B (zh) * 2009-12-29 2012-07-18 国民技术股份有限公司 含双电流源电荷泵及双比较器复位电路的锁相环电路
CN102299710B (zh) * 2010-06-23 2013-06-19 奇岩电子股份有限公司 具有改进相位检测机制的锁相环
KR101811020B1 (ko) * 2010-10-26 2017-12-20 마벨 월드 트레이드 리미티드 Pll 듀얼 에지 로크 검출기
CN102457269B (zh) * 2010-10-27 2016-01-13 深圳艾科创新微电子有限公司 一种鉴频鉴相电路及其应用于锁相环的方法
CN102035543A (zh) * 2010-12-13 2011-04-27 成都成电硅海科技股份有限公司 锁相环电路
US8461890B1 (en) * 2011-07-20 2013-06-11 United Microelectronics Corp. Phase and/or frequency detector, phase-locked loop and operation method for the phase-locked loop
KR101238440B1 (ko) * 2011-12-30 2013-02-28 주식회사 더즈텍 위상 손실 검출기
US9065457B2 (en) 2012-04-26 2015-06-23 Skyworks Solutions, Inc. Circuits and methods for eliminating reference spurs in fractional-N frequency synthesis
US8989332B2 (en) * 2012-04-26 2015-03-24 Skyworks Solutions, Inc. Systems and methods for controlling frequency synthesis
JP5793127B2 (ja) * 2012-10-11 2015-10-14 旭化成エレクトロニクス株式会社 周波数シンセサイザ
US9094025B1 (en) 2013-03-15 2015-07-28 Gsi Technology, Inc. Systems and methods of phase frequency detection involving features such as improved clock edge handling circuitry/aspects
US9444471B2 (en) 2013-06-06 2016-09-13 Freescale Semiconductor, Inc. Phase detector and phase-locked loop
CN103490770B (zh) * 2013-09-05 2016-01-20 浙江大学 一种基于c波段连续波应答机的快速锁定装置
US9762250B2 (en) 2013-11-27 2017-09-12 Silicon Laboratories Inc. Cancellation of spurious tones within a phase-locked loop with a time-to-digital converter
US9300305B1 (en) * 2014-12-02 2016-03-29 Mediatek Inc. Frequency synthesizer and related method for improving power efficiency
KR101905097B1 (ko) * 2016-02-17 2018-10-08 한국과학기술원 위상 검출기
US10200514B2 (en) * 2016-06-29 2019-02-05 Intel IP Corporation Pre-high-efficiency (HE)-short training field preamble transmission for the HE-trigger based physical layer convergence protocol (PLCP) protocol data unit (PPDU)
CN107911112A (zh) * 2017-11-15 2018-04-13 中国科学技术大学 一种带电荷泵电流校准技术的低参考杂散电荷泵型锁相环电路
EP3573241B1 (fr) * 2018-05-24 2022-08-03 The Swatch Group Research and Development Ltd Oscillateur de référence à rapport cyclique variable, synthétiseur de fréquence et récepteur de signaux avec l'oscillateur de référence
US11095295B2 (en) 2018-06-26 2021-08-17 Silicon Laboratories Inc. Spur cancellation for spur measurement
CN109274367A (zh) * 2018-09-05 2019-01-25 东南大学 一种抗电荷泵失配对锁相环拉入范围造成限制的鉴相器
US10680622B2 (en) 2018-09-27 2020-06-09 Silicon Laboratories Inc. Spur canceller with multiplier-less correlator
US10659060B2 (en) 2018-09-27 2020-05-19 Silicon Laboratories Inc. Spur cancellation with adaptive frequency tracking
US10819353B1 (en) 2019-10-04 2020-10-27 Silicon Laboratories Inc. Spur cancellation in a PLL system with an automatically updated target spur frequency
US11038521B1 (en) 2020-02-28 2021-06-15 Silicon Laboratories Inc. Spur and quantization noise cancellation for PLLS with non-linear phase detection
US11316522B2 (en) 2020-06-15 2022-04-26 Silicon Laboratories Inc. Correction for period error in a reference clock signal
CN113643733B (zh) * 2021-08-17 2023-10-13 群联电子股份有限公司 信号调制装置、存储器存储装置及信号调制方法
US11595047B1 (en) * 2022-03-03 2023-02-28 Ciena Corporation Apparatus and methods for a phase frequency detector with a wide operational range
CN117133230B (zh) * 2023-10-26 2024-01-26 成都利普芯微电子有限公司 Led显示驱动芯片及共阴led显示系统、共阳led显示系统

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7042970B1 (en) 2001-06-15 2006-05-09 Analog Devices, Inc. Phase frequency detector with adjustable offset
US7092475B1 (en) 2002-09-25 2006-08-15 National Semiconductor Corporation Phase-frequency detector with linear phase error gain near and during phase-lock in delta sigma phase-locked loop

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5815041A (en) * 1996-04-12 1998-09-29 Silicon Image, Inc. High-speed and high-precision phase locked loop having phase detector with dynamic logic structure
US6151296A (en) * 1997-06-19 2000-11-21 Qualcomm Incorporated Bit interleaving for orthogonal frequency division multiplexing in the transmission of digital signals
JPH11225072A (ja) * 1998-02-05 1999-08-17 Fujitsu Ltd スプリアス抑制装置、スプリアス抑制方法およびフラクショナルnシンセサイザ
US6049233A (en) * 1998-03-17 2000-04-11 Motorola, Inc. Phase detection apparatus
KR100301043B1 (ko) * 1998-08-08 2001-09-06 윤종용 지연동기루프의위상비교기및지연동기방법
US6959063B1 (en) * 2000-02-29 2005-10-25 Telefonaktiebolaget L M Ericsson (Publ) Fractional-N phase locked loop
KR100767319B1 (ko) * 2000-06-28 2007-10-17 톰슨 라이센싱 고주파 발진기
US7177341B2 (en) 2000-10-10 2007-02-13 Freescale Semiconductor, Inc. Ultra wide bandwidth noise cancellation mechanism and method
US6605935B2 (en) * 2001-03-21 2003-08-12 Telefonaktiebolaget L M Ericsson (Publ) Linear fast-locking digital phase detector
JP3548557B2 (ja) * 2001-10-02 2004-07-28 Nec化合物デバイス株式会社 フラクショナルn周波数シンセサイザ
US6924704B2 (en) * 2003-10-20 2005-08-02 Procomm, Inc. Charge pump for phase-locked loop
KR20050122665A (ko) * 2004-06-25 2005-12-29 삼성전자주식회사 다중 셀 구조를 갖는 이동통신 시스템에서 섹터다이버시티를 제공하는 직교 주파수 분할 다중 심벌 전송방법 및 송수신 장치
US7203475B2 (en) * 2004-09-14 2007-04-10 Broadcom Corporation Multiple rate local oscillation generator and applications thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7042970B1 (en) 2001-06-15 2006-05-09 Analog Devices, Inc. Phase frequency detector with adjustable offset
US7092475B1 (en) 2002-09-25 2006-08-15 National Semiconductor Corporation Phase-frequency detector with linear phase error gain near and during phase-lock in delta sigma phase-locked loop

Also Published As

Publication number Publication date
EP2087593B1 (en) 2013-07-17
US20080129352A1 (en) 2008-06-05
KR20090074081A (ko) 2009-07-03
TW200836488A (en) 2008-09-01
CN101542907B (zh) 2012-07-04
JP5180225B2 (ja) 2013-04-10
US7876871B2 (en) 2011-01-25
JP2013059058A (ja) 2013-03-28
JP2010512063A (ja) 2010-04-15
JP5547259B2 (ja) 2014-07-09
WO2008067324A1 (en) 2008-06-05
EP2087593A1 (en) 2009-08-12
CN101542907A (zh) 2009-09-23

Similar Documents

Publication Publication Date Title
KR101141084B1 (ko) 위상 동기 루프를 위한 선형 위상 주파수 검출기 및 차지 펌프
KR101228394B1 (ko) 게이팅된 시간-디지털 변환기를 갖는 디지털 위상-록 루프
US6002273A (en) Linear low noise phase-frequency detector
Staszewski et al. All-digital frequency synthesizer in deep-submicron CMOS
US9154143B2 (en) Semiconductor device
JP2012525795A (ja) アキュムレータおよび位相デジタル変換器を使用する2ポイント変調のデジタル位相同期ループ
EP2561616A1 (en) Pll charge pump with reduced coupling to bias nodes
US6605935B2 (en) Linear fast-locking digital phase detector
EP1297619B1 (en) Linear dead-band-free digital phase detection
US9520887B1 (en) Glitch free bandwidth-switching scheme for an analog phase-locked loop (PLL)
KR101307498B1 (ko) 시그마-델타 기반 위상 고정 루프
WO2007127574A2 (en) Phase offset control phase-frequency detector
Saadat et al. Simulation and improvement of two digital adaptive frequency calibration techniques for fast locking wide-band frequency synthesizers
Bourdi et al. CMOS Single Chip Fast Frequency Hopping Synthesizers For Wireless Multi-Gigahertz Applications: Design Methodology, Analysis, and Implementation
Chen et al. A dual-band four-mode/spl Delta/-/spl Sigma/frequency synthesizer
Zhang Linearised charge pump independent of current mismatch through timing rearrangement
Shin et al. A 65nm 3.4 Gbps HDMI TX PHY with supply-regulated dual-tuning PLL and blending multiplexer
Zarkeshvari DLL-based fractional-N frequency synthesizers
Wang et al. 1.5 GHz sigma-delta fractional-N ring-based PLL realized using 40 nm CMOS technology for SoC applications
Easwaran et al. Specification driven design of Phase locked loops
Hung et al. A 0.06-ps RMS SSC-induced jitter, ΔΣ-dithering-free, 6-GHz spread-spectrum clock generator for serial-ATA generation

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

Patent event date: 20090519

Patent event code: PA01051R01D

Comment text: International Patent Application

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20101209

Patent event code: PE09021S01D

E90F Notification of reason for final refusal
PE0902 Notice of grounds for rejection

Comment text: Final Notice of Reason for Refusal

Patent event date: 20110809

Patent event code: PE09021S02D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20120222

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20120423

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20120423

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20160330

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20160330

Start annual number: 5

End annual number: 5

FPAY Annual fee payment

Payment date: 20170330

Year of fee payment: 6

PR1001 Payment of annual fee

Payment date: 20170330

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 20180329

Year of fee payment: 7

PR1001 Payment of annual fee

Payment date: 20180329

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20190327

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20190327

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20200324

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20210329

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20230327

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20240320

Start annual number: 13

End annual number: 13