KR101136139B1 - 후속 cmp 공정의 공정 균일성 개선을 위한 패턴화된유전층에 대한 구리 전기도금 방법 - Google Patents

후속 cmp 공정의 공정 균일성 개선을 위한 패턴화된유전층에 대한 구리 전기도금 방법 Download PDF

Info

Publication number
KR101136139B1
KR101136139B1 KR1020057020605A KR20057020605A KR101136139B1 KR 101136139 B1 KR101136139 B1 KR 101136139B1 KR 1020057020605 A KR1020057020605 A KR 1020057020605A KR 20057020605 A KR20057020605 A KR 20057020605A KR 101136139 B1 KR101136139 B1 KR 101136139B1
Authority
KR
South Korea
Prior art keywords
metal layer
region
substrate
surface roughness
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020057020605A
Other languages
English (en)
Korean (ko)
Other versions
KR20060008946A (ko
Inventor
게르드 프란츠 마크센
악셀 프루세
마르쿠스 노페르
프랭크 마우에르스베르게르
Original Assignee
글로벌파운드리즈 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE10319135A external-priority patent/DE10319135B4/de
Application filed by 글로벌파운드리즈 인크. filed Critical 글로벌파운드리즈 인크.
Publication of KR20060008946A publication Critical patent/KR20060008946A/ko
Application granted granted Critical
Publication of KR101136139B1 publication Critical patent/KR101136139B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/46Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a liquid
    • H10P14/47Electrolytic deposition, i.e. electroplating; Electroless plating
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/031Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/01Manufacture or treatment
    • H10W20/031Manufacture or treatment of conductive parts of the interconnections
    • H10W20/062Manufacture or treatment of conductive parts of the interconnections by smoothing of conductive parts, e.g. by planarisation

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electroplating Methods And Accessories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Manufacturing Of Printed Wiring (AREA)
KR1020057020605A 2003-04-28 2003-12-22 후속 cmp 공정의 공정 균일성 개선을 위한 패턴화된유전층에 대한 구리 전기도금 방법 Expired - Fee Related KR101136139B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
DE10319135A DE10319135B4 (de) 2003-04-28 2003-04-28 Verfahren zum Elektroplattieren von Kupfer über einer strukturierten dielektrischen Schicht, um die Prozess-Gleichförmigkeit eines nachfolgenden CMP-Prozesses zu verbessern
DE10319135.6 2003-04-28
US10/666,195 US6958247B2 (en) 2003-04-28 2003-09-19 Method of electroplating copper over a patterned dielectric layer to enhance process uniformity of a subsequent CMP process
US10/666,195 2003-09-19
PCT/US2003/041181 WO2004097932A2 (en) 2003-04-28 2003-12-22 Method of electroplating copper over a patterned dielectric layer to enhance process uniformity of a subsequent cmp process

Publications (2)

Publication Number Publication Date
KR20060008946A KR20060008946A (ko) 2006-01-27
KR101136139B1 true KR101136139B1 (ko) 2012-04-20

Family

ID=33419999

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020057020605A Expired - Fee Related KR101136139B1 (ko) 2003-04-28 2003-12-22 후속 cmp 공정의 공정 균일성 개선을 위한 패턴화된유전층에 대한 구리 전기도금 방법

Country Status (5)

Country Link
JP (1) JP2006515467A (cg-RX-API-DMAC7.html)
KR (1) KR101136139B1 (cg-RX-API-DMAC7.html)
AU (1) AU2003302261A1 (cg-RX-API-DMAC7.html)
GB (1) GB2418067B (cg-RX-API-DMAC7.html)
WO (1) WO2004097932A2 (cg-RX-API-DMAC7.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100761360B1 (ko) * 2006-03-29 2007-09-27 주식회사 하이닉스반도체 플래쉬 메모리 소자의 메탈 배선 제조 방법
JP5981455B2 (ja) * 2011-01-26 2016-08-31 エンソン インコーポレイテッド マイクロ電子工業におけるビアホール充填方法
US12146235B2 (en) 2022-03-03 2024-11-19 Applied Materials, Inc. Plating and deplating currents for material co-planarity in semiconductor plating processes
US12571119B2 (en) * 2022-03-22 2026-03-10 Applied Materials Inc. Methods and apparatus for altering lithographic patterns to adjust plating uniformity

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100256523B1 (ko) 1996-02-15 2000-05-15 가네꼬 히사시 배선층의 형성방법
KR20000043909A (ko) * 1998-12-29 2000-07-15 김영환 반도체 소자의 금속배선 형성 방법
KR20000056852A (ko) * 1999-02-26 2000-09-15 로버트 에이치. 씨. 챠오 집적회로 내의 금속 상호연결 구조의 제조 방법

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6179691B1 (en) * 1999-08-06 2001-01-30 Taiwan Semiconductor Manufacturing Company Method for endpoint detection for copper CMP
US6350364B1 (en) * 2000-02-18 2002-02-26 Taiwan Semiconductor Manufacturing Company Method for improvement of planarity of electroplated copper
JP3725054B2 (ja) * 2000-09-20 2005-12-07 株式会社荏原製作所 基板の電解めっき方法および電解めっき装置
US6746589B2 (en) * 2000-09-20 2004-06-08 Ebara Corporation Plating method and plating apparatus
JP3797860B2 (ja) * 2000-09-27 2006-07-19 株式会社荏原製作所 めっき装置及びめっき方法
US6863795B2 (en) * 2001-03-23 2005-03-08 Interuniversitair Microelektronica Centrum (Imec) Multi-step method for metal deposition
JP2003068689A (ja) * 2001-08-22 2003-03-07 Tokyo Seimitsu Co Ltd フィードバック式研磨装置及び研磨方法
JP3807295B2 (ja) * 2001-11-30 2006-08-09 ソニー株式会社 研磨方法
JP2003277985A (ja) * 2002-03-20 2003-10-02 Fujitsu Ltd メッキ成膜方法及びメッキ成膜装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100256523B1 (ko) 1996-02-15 2000-05-15 가네꼬 히사시 배선층의 형성방법
KR20000043909A (ko) * 1998-12-29 2000-07-15 김영환 반도체 소자의 금속배선 형성 방법
KR20000056852A (ko) * 1999-02-26 2000-09-15 로버트 에이치. 씨. 챠오 집적회로 내의 금속 상호연결 구조의 제조 방법

Also Published As

Publication number Publication date
GB2418067B (en) 2007-02-14
WO2004097932A2 (en) 2004-11-11
WO2004097932A3 (en) 2004-12-16
KR20060008946A (ko) 2006-01-27
JP2006515467A (ja) 2006-05-25
AU2003302261A1 (en) 2004-11-23
GB0521254D0 (en) 2005-11-30
GB2418067A (en) 2006-03-15

Similar Documents

Publication Publication Date Title
TWI240297B (en) Method of forming a raised contact for a substrate
JP4791594B2 (ja) 半導体ウェハ上に銅層を形成する方法
US7259091B2 (en) Technique for forming a passivation layer prior to depositing a barrier layer in a copper metallization layer
US7129165B2 (en) Method and structure to improve reliability of copper interconnects
US20030221966A1 (en) Method of electroplating copper over a patterned dielectric layer
US6869515B2 (en) Enhanced electrochemical deposition (ECD) filling of high aspect ratio openings
US8080147B2 (en) Electrolytic plating method and semiconductor device manufacturing method
US7517782B2 (en) Method of forming a metal layer over a patterned dielectric by wet chemical deposition including an electroless and a powered phase
JP2003525523A (ja) 新規なチップ相互配線およびパッケージング堆積方法および構造体
KR20080007400A (ko) 무결함 도전체로 깊고 넓은 개구를 매립하는 방법
US6958247B2 (en) Method of electroplating copper over a patterned dielectric layer to enhance process uniformity of a subsequent CMP process
US8039395B2 (en) Technique for forming embedded metal lines having increased resistance against stress-induced material transport
US20060024962A1 (en) Partial plate anneal plate process for deposition of conductive fill material
TWI730521B (zh) 電化學電鍍的系統及製程方法與半導體結構製法
KR101136139B1 (ko) 후속 cmp 공정의 공정 균일성 개선을 위한 패턴화된유전층에 대한 구리 전기도금 방법
US8575029B2 (en) Technique for forming metal lines in a semiconductor by adapting the temperature dependence of the line resistance
CN100353519C (zh) 在半导体器件中形成铜引线的方法
US8039398B2 (en) Method of reducing non-uniformities during chemical mechanical polishing of excess metal in a metallization level of microstructure devices
US20060226014A1 (en) Method and process for improved uniformity of electrochemical plating films produced in semiconductor device processing
KR100788352B1 (ko) 반도체 소자의 구리 배선 형성방법
WO2007078790A1 (en) Metal layer over a patterned dielectric by wet chemical deposition including an electroless and a powered phase
Mayer et al. Integration of Copper PVD and Electroplating processes for Damascene feature electrofilling

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

N231 Notification of change of applicant
PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20150406

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20150406

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000