KR100569590B1 - 고주파 반도체 장치 및 그 제조방법 - Google Patents
고주파 반도체 장치 및 그 제조방법 Download PDFInfo
- Publication number
- KR100569590B1 KR100569590B1 KR1020030100166A KR20030100166A KR100569590B1 KR 100569590 B1 KR100569590 B1 KR 100569590B1 KR 1020030100166 A KR1020030100166 A KR 1020030100166A KR 20030100166 A KR20030100166 A KR 20030100166A KR 100569590 B1 KR100569590 B1 KR 100569590B1
- Authority
- KR
- South Korea
- Prior art keywords
- wafer
- inductor
- cvd
- contact plug
- forming
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
Description
Claims (9)
- 제 1 반도체 기판에 관통되는 비아 콘택 플러그를 포함하는 인덕터가 형성된 제 1 웨이퍼;제 2 반도체 기판에 로직 소자가 형성되며 상부면에 인덕터 연결 배선이 형성된 제 2 웨이퍼; 및상기 제 1 웨이퍼를 상기 제 2 웨이퍼 상에 접합시켜 상기 비아 콘택 플러그와 상기 인덕터 연결 배선이 전기적으로 연결된 구성을 갖는 고주파 반도체 장치.
- 제 1 반도체 기판에 대형 수직 비아홀을 형성하는 단계;상기 비아홀이 형성된 전체 상부 표면을 따라 절연층을 형성하는 단계;상기 절연층 상에 포토레지스트층을 형성하고, 패터닝하여 포토레지스트 패턴에 의해 정의되는 상기 비아홀을 포함하는 다마신 패턴을 형성하는 단계;상기 비아홀 및 상기 다마신 패턴을 포함한 전제 구조 상부의 표면을 따라 확산 장벽층 및 시드층을 순차적으로 형성하는 단계;상기 비아홀 및 상기 다마신 패턴 내에 도전성 물질을 채워 상기 제 1 반도체 기판의 전면에 비아 콘택 플러그 및 이를 포함하는 인덕터를 형성하는 단계;백사이드 그라인딩 공정을 실시하고, 이로 인하여 상기 제 1 반도체 기판의 후면에 상기 비아 콘택 플러그의 저면부가 노출되는 제 1 웨이퍼가 제조되는 단계;제 2 반도체 기판에 다층 금속배선 구조의 로직 소자를 형성하는 단계;상기 금속배선을 포함한 전체 구조의 상부에 인덕터 연결 배선을 형성하여 제 2 웨이퍼를 제조하는 단계; 및상기 제 1 웨이퍼를 상기 제 2 웨이퍼 상부에 접합시키는 단계를 포함하는 고주파 반도체 장치 제조방법.
- 제 2 항에 있어서, 상기 대형 수직 비아홀은 0.5 내지 50㎛의 사이즈와 1 내지 300㎛의 깊이로 형성하는 고주파 반도체 장치 제조방법.
- 제 2 항에 있어서, 상기 절연층은 LTO나 HTO를 이용하여 형성하는 고주파 반도체 장치 제조방법.
- 제 2 항에 있어서, 상기 확산 장벽층은 ionized PVD TiN, CVD TiN, MOCVD TiN, ionized PVD Ta, ionized PVD TaN, CVD Ta, CVD TaN, CVD WN, PVD TiAlN, PVD TiSiN, PVD TaSiN, CVD TiAlN, CVD TiSiN, CVD TaSiN 중 어느 하나 또는 이들의 적층시켜 형성하는 고주파 반도체 장치 제조방법.
- 제 2 항에 있어서, 상기 시드층은 Cu, Ag, Au, Ti, Al 중 어느 하나를 PVD법이나, CVD법이나 ALD법이나, 전기 도금법이나 무전해 도금법중 어느 한 방법을 사용하여 형성하는 고주파 반도체 장치 제조방법.
- 제 2 항에 있어서, 상기 도전성 물질은 Cu, Al, W와 같은 인덕터로 사용되는 물질인 고주파 반도체 장치 제조방법.
- 제 2 항에 있어서, 상기 제 1 웨이퍼의 비아 콘택 플러그와 상기 제 2 웨이퍼의 인덕터 연결 배선이 전기적으로 연결되는 고주파 반도체 장치 제조방법.
- 제 2 항에 있어서, 상기 접합 공정은 웨이퍼와 웨이퍼 사이에 100 내지 10000mbar의 압력을 가하여 Ar, N2, H2+Ar 또는 H2+N2 가스 분위기에서 1분 내지 2시간 동안 200 내지 500℃의 온도로 열처리하는 고주파 반도체 장치 제조방법.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030100166A KR100569590B1 (ko) | 2003-12-30 | 2003-12-30 | 고주파 반도체 장치 및 그 제조방법 |
JP2004190110A JP4664013B2 (ja) | 2003-12-30 | 2004-06-28 | 高周波半導体装置の製造方法 |
US10/878,315 US7037800B2 (en) | 2003-12-30 | 2004-06-29 | Radio frequency semiconductor device and method of manufacturing the same |
CNB2004100559816A CN100337330C (zh) | 2003-12-30 | 2004-08-03 | 射频半导体器件及其制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030100166A KR100569590B1 (ko) | 2003-12-30 | 2003-12-30 | 고주파 반도체 장치 및 그 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20050070527A KR20050070527A (ko) | 2005-07-07 |
KR100569590B1 true KR100569590B1 (ko) | 2006-04-10 |
Family
ID=34698740
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020030100166A KR100569590B1 (ko) | 2003-12-30 | 2003-12-30 | 고주파 반도체 장치 및 그 제조방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7037800B2 (ko) |
JP (1) | JP4664013B2 (ko) |
KR (1) | KR100569590B1 (ko) |
CN (1) | CN100337330C (ko) |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006196668A (ja) * | 2005-01-13 | 2006-07-27 | Toshiba Corp | 半導体装置及びその製造方法 |
US7534722B2 (en) * | 2005-06-14 | 2009-05-19 | John Trezza | Back-to-front via process |
US7946331B2 (en) | 2005-06-14 | 2011-05-24 | Cufer Asset Ltd. L.L.C. | Pin-type chip tooling |
US8456015B2 (en) | 2005-06-14 | 2013-06-04 | Cufer Asset Ltd. L.L.C. | Triaxial through-chip connection |
US8308053B2 (en) * | 2005-08-31 | 2012-11-13 | Micron Technology, Inc. | Microfeature workpieces having alloyed conductive structures, and associated methods |
KR100694424B1 (ko) * | 2006-02-17 | 2007-03-12 | 주식회사 하이닉스반도체 | 멀티 칩 패키지 장치 및 그 형성 방법 |
US8455350B2 (en) * | 2006-08-18 | 2013-06-04 | Globalfoundries Singapore Pte. Ltd. | Integrated circuit system employing gate shield and/or ground shield |
KR20080018052A (ko) * | 2006-08-23 | 2008-02-27 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조방법 |
KR100737155B1 (ko) * | 2006-08-28 | 2007-07-06 | 동부일렉트로닉스 주식회사 | 반도체 소자의 고주파 인덕터 제조 방법 |
JP2010515275A (ja) * | 2006-12-29 | 2010-05-06 | キューファー アセット リミテッド. エル.エル.シー. | スルーチップ接続を有するフロントエンドプロセス済ウェハ |
US7939941B2 (en) * | 2007-06-27 | 2011-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Formation of through via before contact processing |
KR100889556B1 (ko) * | 2007-08-31 | 2009-03-23 | 주식회사 동부하이텍 | 반도체 소자의 인덕터 및 그 제조방법 |
US8853830B2 (en) | 2008-05-14 | 2014-10-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | System, structure, and method of manufacturing a semiconductor substrate stack |
KR100991220B1 (ko) | 2008-07-21 | 2010-11-04 | 삼성전자주식회사 | 접착된 계면을 갖는 기판 내의 콘택 구조체, 이를 구비하는반도체 소자 및 이를 제조하는 방법들 |
JP2010067916A (ja) * | 2008-09-12 | 2010-03-25 | Panasonic Corp | 集積回路装置 |
US8749027B2 (en) * | 2009-01-07 | 2014-06-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Robust TSV structure |
US8691664B2 (en) * | 2009-04-20 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside process for a substrate |
US9799562B2 (en) * | 2009-08-21 | 2017-10-24 | Micron Technology, Inc. | Vias and conductive routing layers in semiconductor substrates |
US8362599B2 (en) * | 2009-09-24 | 2013-01-29 | Qualcomm Incorporated | Forming radio frequency integrated circuits |
JP5421742B2 (ja) * | 2009-11-24 | 2014-02-19 | パナソニック株式会社 | トランス |
US8304863B2 (en) * | 2010-02-09 | 2012-11-06 | International Business Machines Corporation | Electromigration immune through-substrate vias |
US8288243B2 (en) * | 2010-04-15 | 2012-10-16 | Texas Instruments Incorporated | Method for fabricating through substrate microchannels |
US8466061B2 (en) | 2010-09-23 | 2013-06-18 | Infineon Technologies Ag | Method for forming a through via in a semiconductor element and semiconductor element comprising the same |
CN102136531A (zh) * | 2011-02-12 | 2011-07-27 | 西安神光安瑞光电科技有限公司 | 发光二极管及其制造方法 |
US8587127B2 (en) * | 2011-06-15 | 2013-11-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor structures and methods of forming the same |
KR101934045B1 (ko) | 2012-03-22 | 2019-01-02 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
JP6012262B2 (ja) | 2012-05-31 | 2016-10-25 | キヤノン株式会社 | 半導体装置の製造方法 |
KR102031908B1 (ko) * | 2013-02-06 | 2019-10-14 | 삼성전자주식회사 | 관통 전극을 갖는 반도체 소자 및 그 형성 방법 |
CN103165571B (zh) * | 2013-02-28 | 2015-10-28 | 江阴长电先进封装有限公司 | 一种新型硅基低阻电感结构及其晶圆级封装方法 |
US9418985B2 (en) | 2013-07-16 | 2016-08-16 | Qualcomm Incorporated | Complete system-on-chip (SOC) using monolithic three dimensional (3D) integrated circuit (IC) (3DIC) technology |
US9048127B2 (en) | 2013-09-25 | 2015-06-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three dimensional circuit including shielded inductor and method of forming same |
US9637375B2 (en) * | 2014-04-15 | 2017-05-02 | Taiwan Semiconductor Manufacturing Company Limited | MEMS device having a getter structure and method of forming the same |
US9786613B2 (en) | 2014-08-07 | 2017-10-10 | Qualcomm Incorporated | EMI shield for high frequency layer transferred devices |
CN107731783A (zh) * | 2017-11-15 | 2018-02-23 | 武汉新芯集成电路制造有限公司 | 一种键合晶圆及其工艺 |
JP7378166B2 (ja) * | 2018-10-30 | 2023-11-13 | 北京航空航天大学 | Memsソレノイドトランス及びその製造方法 |
US10784192B2 (en) * | 2018-11-07 | 2020-09-22 | Micron Technology, Inc. | Semiconductor devices having 3-dimensional inductive structures |
KR20220048806A (ko) * | 2020-10-13 | 2022-04-20 | 현대자동차주식회사 | 절연 기판 및 이를 적용한 양면냉각 파워모듈 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6453413A (en) * | 1987-08-25 | 1989-03-01 | Fuji Electric Co Ltd | Formation of impurity diffusion layer |
JP3195106B2 (ja) * | 1992-03-04 | 2001-08-06 | 株式会社東芝 | 平面型磁気素子の製造方法 |
JP2001028354A (ja) * | 1999-05-12 | 2001-01-30 | Sony Corp | 半導体装置の製造方法 |
JP4005762B2 (ja) * | 1999-06-30 | 2007-11-14 | 株式会社東芝 | 集積回路装置及びその製造方法 |
JP2002057037A (ja) * | 2000-08-09 | 2002-02-22 | Fuji Electric Co Ltd | 複合集積回路およびその製造方法 |
JP2002100733A (ja) * | 2000-09-21 | 2002-04-05 | Nec Corp | 高周波集積回路装置 |
JP2003045961A (ja) * | 2001-07-27 | 2003-02-14 | Mitsubishi Electric Corp | 多層配線構造、その多層配線構造を具備した半導体装置、インダクタおよび半導体装置の製造方法 |
US6744114B2 (en) * | 2001-08-29 | 2004-06-01 | Honeywell International Inc. | Package with integrated inductor and/or capacitor |
-
2003
- 2003-12-30 KR KR1020030100166A patent/KR100569590B1/ko active IP Right Grant
-
2004
- 2004-06-28 JP JP2004190110A patent/JP4664013B2/ja not_active Expired - Fee Related
- 2004-06-29 US US10/878,315 patent/US7037800B2/en active Active
- 2004-08-03 CN CNB2004100559816A patent/CN100337330C/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN1638124A (zh) | 2005-07-13 |
JP4664013B2 (ja) | 2011-04-06 |
JP2005197638A (ja) | 2005-07-21 |
CN100337330C (zh) | 2007-09-12 |
KR20050070527A (ko) | 2005-07-07 |
US7037800B2 (en) | 2006-05-02 |
US20050139954A1 (en) | 2005-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100569590B1 (ko) | 고주파 반도체 장치 및 그 제조방법 | |
US9837299B2 (en) | Methods of forming 3-D circuits with integrated passive devices | |
US6645832B2 (en) | Etch stop layer for silicon (Si) via etch in three-dimensional (3-D) wafer-to-wafer vertical stack | |
US8847365B2 (en) | Inductors and methods for integrated circuits | |
US6762076B2 (en) | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices | |
US7446017B2 (en) | Methods and apparatus for RF shielding in vertically-integrated semiconductor devices | |
EP2513969B1 (en) | Via structure integrated in electronic substrate | |
KR100752198B1 (ko) | 반도체 소자의 제조 방법 | |
KR20090066211A (ko) | 반도체 소자와 집적 패시브 소자 모듈의 형성 방법 | |
US20050179057A1 (en) | System semiconductor device and method of manufacturing the same | |
KR100889556B1 (ko) | 반도체 소자의 인덕터 및 그 제조방법 | |
US8940631B1 (en) | Methods of forming coaxial feedthroughs for 3D integrated circuits | |
KR100577527B1 (ko) | 고주파 소자 및 그 제조 방법 | |
KR100744464B1 (ko) | 집적형 인덕터 및 그 제조방법 | |
CN111696961B (zh) | 半导体结构及其制作方法 | |
CN108447838B (zh) | 晶粒装置、半导体装置及其制造方法 | |
KR100854927B1 (ko) | 반도체 소자 및 그 제조방법 | |
KR20050059947A (ko) | 반도체 소자의 인덕터 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
N231 | Notification of change of applicant | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130325 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20140318 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20160318 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20170316 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20180316 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20190318 Year of fee payment: 14 |