KR0172345B1 - 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로 - Google Patents

반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로 Download PDF

Info

Publication number
KR0172345B1
KR0172345B1 KR1019950043972A KR19950043972A KR0172345B1 KR 0172345 B1 KR0172345 B1 KR 0172345B1 KR 1019950043972 A KR1019950043972 A KR 1019950043972A KR 19950043972 A KR19950043972 A KR 19950043972A KR 0172345 B1 KR0172345 B1 KR 0172345B1
Authority
KR
South Korea
Prior art keywords
signal
output
data output
enable
precharge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019950043972A
Other languages
English (en)
Korean (ko)
Other versions
KR970029763A (ko
Inventor
이진영
Original Assignee
김광호
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자주식회사 filed Critical 김광호
Priority to KR1019950043972A priority Critical patent/KR0172345B1/ko
Priority to TW085113205A priority patent/TW311223B/zh
Priority to US08/756,144 priority patent/US5835449A/en
Priority to JP8316384A priority patent/JP2828963B2/ja
Publication of KR970029763A publication Critical patent/KR970029763A/ko
Application granted granted Critical
Publication of KR0172345B1 publication Critical patent/KR0172345B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
    • G11C7/1024—Extended data output [EDO] mode, i.e. keeping output buffer enabled during an extended period of time

Landscapes

  • Dram (AREA)
  • Static Random-Access Memory (AREA)
KR1019950043972A 1995-11-27 1995-11-27 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로 Expired - Fee Related KR0172345B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1019950043972A KR0172345B1 (ko) 1995-11-27 1995-11-27 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로
TW085113205A TW311223B (https=) 1995-11-27 1996-10-29
US08/756,144 US5835449A (en) 1995-11-27 1996-11-27 Hyper page mode control circuit for a semiconductor memory device
JP8316384A JP2828963B2 (ja) 1995-11-27 1996-11-27 半導体メモリ装置のデータ出力制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950043972A KR0172345B1 (ko) 1995-11-27 1995-11-27 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로

Publications (2)

Publication Number Publication Date
KR970029763A KR970029763A (ko) 1997-06-26
KR0172345B1 true KR0172345B1 (ko) 1999-03-30

Family

ID=19435895

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950043972A Expired - Fee Related KR0172345B1 (ko) 1995-11-27 1995-11-27 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로

Country Status (4)

Country Link
US (1) US5835449A (https=)
JP (1) JP2828963B2 (https=)
KR (1) KR0172345B1 (https=)
TW (1) TW311223B (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100480915B1 (ko) * 2002-10-30 2005-04-07 주식회사 하이닉스반도체 메모리 소자의 페이지 라이트/리드 모드 제어방법 및 그장치

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5802009A (en) * 1997-04-28 1998-09-01 Micron Technology, Inc. Voltage compensating output driver circuit
US6046943A (en) * 1998-03-10 2000-04-04 Texas Instuments Incorporated Synchronous semiconductor device output circuit with reduced data switching
JP3784979B2 (ja) * 1999-02-09 2006-06-14 株式会社東芝 バス駆動回路
JP2001126483A (ja) * 1999-10-28 2001-05-11 Mitsubishi Electric Corp データ出力回路およびそれを備える半導体記憶装置
US6496424B2 (en) * 2001-04-20 2002-12-17 Sun Microsystems Method and apparatus for generating and controlling integrated circuit memory write signals
JP4338010B2 (ja) * 2002-04-22 2009-09-30 株式会社日立製作所 半導体集積回路装置
US20070262379A1 (en) * 2006-05-15 2007-11-15 Chin-Chuan Lai Metal structure of glass substrate and formation thereof
KR100930384B1 (ko) * 2007-06-25 2009-12-08 주식회사 하이닉스반도체 입/출력라인 감지증폭기 및 이를 이용한 반도체 메모리장치
JP2013201667A (ja) * 2012-03-26 2013-10-03 Toshiba Corp 出力ドライバ回路、および、半導体記憶装置
US20160285453A1 (en) * 2015-03-25 2016-09-29 Qualcomm Incorporated Driver using pull-up nmos transistor

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58186827A (ja) * 1982-04-23 1983-10-31 Oki Electric Ind Co Ltd マイクロプロセツサ
US4740921A (en) * 1985-10-04 1988-04-26 Motorola, Inc. Precharge of a dram data line to an intermediate voltage
EP0608967A3 (en) * 1989-02-18 1994-08-24 Sony Corporation Memory devices
US5587964A (en) * 1991-06-28 1996-12-24 Digital Equipment Corporation Page mode and nibble mode DRAM
JP3110113B2 (ja) * 1991-11-21 2000-11-20 株式会社東芝 スタティック型メモリ
JP2962080B2 (ja) * 1991-12-27 1999-10-12 日本電気株式会社 ランダムアクセスメモリ
KR970011971B1 (ko) * 1992-03-30 1997-08-08 삼성전자 주식회사 반도체 메모리 장치의 비트라인 프리차아지회로
JP2658768B2 (ja) * 1992-10-19 1997-09-30 日本電気株式会社 ダイナミックｒａｍ
JP2894115B2 (ja) * 1992-11-10 1999-05-24 松下電器産業株式会社 カラム選択回路
JP2894170B2 (ja) * 1993-08-18 1999-05-24 日本電気株式会社 メモリ装置
JPH07182864A (ja) * 1993-12-21 1995-07-21 Mitsubishi Electric Corp 半導体記憶装置
US5625601A (en) * 1994-04-11 1997-04-29 Mosaid Technologies Incorporated DRAM page copy method
US5526320A (en) * 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100480915B1 (ko) * 2002-10-30 2005-04-07 주식회사 하이닉스반도체 메모리 소자의 페이지 라이트/리드 모드 제어방법 및 그장치

Also Published As

Publication number Publication date
US5835449A (en) 1998-11-10
TW311223B (https=) 1997-07-21
JPH09171688A (ja) 1997-06-30
JP2828963B2 (ja) 1998-11-25
KR970029763A (ko) 1997-06-26

Similar Documents

Publication Publication Date Title
KR100261962B1 (ko) 데이타 출력버퍼
US5767700A (en) Pulse signal transfer unit employing post charge logic
JPH05290581A (ja) プレチャージ用出力ドライバ回路
KR0172345B1 (ko) 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로
JP2868990B2 (ja) データ出力バッファー
JP3953691B2 (ja) 集積回路及び同期型半導体メモリ装置
KR920010345B1 (ko) 선충전수단을 구비한 라이트 드라이버(write driver)
KR980011453A (ko) 출력버퍼회로
US6486713B2 (en) Differential input buffer with auxiliary bias pulser circuit
USRE41441E1 (en) Output buffer having inherently precise data masking
JP3032966B2 (ja) 基準クロック発生回路
KR100206123B1 (ko) 반도체 메모리장치
KR100380159B1 (ko) 프리디코더 제어 회로
US6232797B1 (en) Integrated circuit devices having data buffer control circuitry therein that accounts for clock irregularities
US6411553B1 (en) Single ended data bus equilibration scheme
US6188616B1 (en) Semiconductor memory device having a compensating write pulse width in response to power supply voltage
KR100191022B1 (ko) 반도체 집적회로 장치
KR100318439B1 (ko) 워드라인 억세스 타임을 개선하기 위한 방법 및 그를 위한 반도체 메모리 장치
KR100192929B1 (ko) 데이타 출력버퍼
KR100239714B1 (ko) 데이타 출력버퍼
KR100271625B1 (ko) 어드레스 천이 합성회로
KR100226266B1 (ko) 반도체 메모리장치의 카스 버퍼회로
KR100278981B1 (ko) 반도체 메모리의 구동전압 가변형 데이타 기록장치
KR0164799B1 (ko) 동일한 경로로 두가지 마스크 기능을 수행하는 반도체 메모리 장치
KR930014574A (ko) 프리세트회로를 구비하는 데이타 출력버퍼

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20071001

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20081024

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20081024

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000