JP2828963B2 - 半導体メモリ装置のデータ出力制御回路 - Google Patents

半導体メモリ装置のデータ出力制御回路

Info

Publication number
JP2828963B2
JP2828963B2 JP8316384A JP31638496A JP2828963B2 JP 2828963 B2 JP2828963 B2 JP 2828963B2 JP 8316384 A JP8316384 A JP 8316384A JP 31638496 A JP31638496 A JP 31638496A JP 2828963 B2 JP2828963 B2 JP 2828963B2
Authority
JP
Japan
Prior art keywords
signal
precharge
circuit
output
data output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP8316384A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09171688A (ja
Inventor
眞寧 李
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sansei Denshi Co Ltd
Original Assignee
Sansei Denshi Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sansei Denshi Co Ltd filed Critical Sansei Denshi Co Ltd
Publication of JPH09171688A publication Critical patent/JPH09171688A/ja
Application granted granted Critical
Publication of JP2828963B2 publication Critical patent/JP2828963B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
    • G11C7/1024—Extended data output [EDO] mode, i.e. keeping output buffer enabled during an extended period of time

Landscapes

  • Dram (AREA)
  • Static Random-Access Memory (AREA)
JP8316384A 1995-11-27 1996-11-27 半導体メモリ装置のデータ出力制御回路 Expired - Fee Related JP2828963B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019950043972A KR0172345B1 (ko) 1995-11-27 1995-11-27 반도체 메모리 장치의 하이퍼 페이지 모드의 데이터 출력신호 제어회로
KR1995P43972 1995-11-27

Publications (2)

Publication Number Publication Date
JPH09171688A JPH09171688A (ja) 1997-06-30
JP2828963B2 true JP2828963B2 (ja) 1998-11-25

Family

ID=19435895

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8316384A Expired - Fee Related JP2828963B2 (ja) 1995-11-27 1996-11-27 半導体メモリ装置のデータ出力制御回路

Country Status (4)

Country Link
US (1) US5835449A (https=)
JP (1) JP2828963B2 (https=)
KR (1) KR0172345B1 (https=)
TW (1) TW311223B (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5802009A (en) * 1997-04-28 1998-09-01 Micron Technology, Inc. Voltage compensating output driver circuit
US6046943A (en) * 1998-03-10 2000-04-04 Texas Instuments Incorporated Synchronous semiconductor device output circuit with reduced data switching
JP3784979B2 (ja) * 1999-02-09 2006-06-14 株式会社東芝 バス駆動回路
JP2001126483A (ja) * 1999-10-28 2001-05-11 Mitsubishi Electric Corp データ出力回路およびそれを備える半導体記憶装置
US6496424B2 (en) * 2001-04-20 2002-12-17 Sun Microsystems Method and apparatus for generating and controlling integrated circuit memory write signals
JP4338010B2 (ja) * 2002-04-22 2009-09-30 株式会社日立製作所 半導体集積回路装置
KR100480915B1 (ko) * 2002-10-30 2005-04-07 주식회사 하이닉스반도체 메모리 소자의 페이지 라이트/리드 모드 제어방법 및 그장치
US20070262379A1 (en) * 2006-05-15 2007-11-15 Chin-Chuan Lai Metal structure of glass substrate and formation thereof
KR100930384B1 (ko) * 2007-06-25 2009-12-08 주식회사 하이닉스반도체 입/출력라인 감지증폭기 및 이를 이용한 반도체 메모리장치
JP2013201667A (ja) * 2012-03-26 2013-10-03 Toshiba Corp 出力ドライバ回路、および、半導体記憶装置
US20160285453A1 (en) * 2015-03-25 2016-09-29 Qualcomm Incorporated Driver using pull-up nmos transistor

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58186827A (ja) * 1982-04-23 1983-10-31 Oki Electric Ind Co Ltd マイクロプロセツサ
US4740921A (en) * 1985-10-04 1988-04-26 Motorola, Inc. Precharge of a dram data line to an intermediate voltage
EP0608967A3 (en) * 1989-02-18 1994-08-24 Sony Corporation Memory devices
US5587964A (en) * 1991-06-28 1996-12-24 Digital Equipment Corporation Page mode and nibble mode DRAM
JP3110113B2 (ja) * 1991-11-21 2000-11-20 株式会社東芝 スタティック型メモリ
JP2962080B2 (ja) * 1991-12-27 1999-10-12 日本電気株式会社 ランダムアクセスメモリ
KR970011971B1 (ko) * 1992-03-30 1997-08-08 삼성전자 주식회사 반도체 메모리 장치의 비트라인 프리차아지회로
JP2658768B2 (ja) * 1992-10-19 1997-09-30 日本電気株式会社 ダイナミックｒａｍ
JP2894115B2 (ja) * 1992-11-10 1999-05-24 松下電器産業株式会社 カラム選択回路
JP2894170B2 (ja) * 1993-08-18 1999-05-24 日本電気株式会社 メモリ装置
JPH07182864A (ja) * 1993-12-21 1995-07-21 Mitsubishi Electric Corp 半導体記憶装置
US5625601A (en) * 1994-04-11 1997-04-29 Mosaid Technologies Incorporated DRAM page copy method
US5526320A (en) * 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device

Also Published As

Publication number Publication date
US5835449A (en) 1998-11-10
TW311223B (https=) 1997-07-21
JPH09171688A (ja) 1997-06-30
KR0172345B1 (ko) 1999-03-30
KR970029763A (ko) 1997-06-26

Similar Documents

Publication Publication Date Title
JP3903674B2 (ja) 半導体メモリ装置
JP3825188B2 (ja) 半導体装置及びプリチャージ方法
CN1089473C (zh) 具有自动预充电功能的同步半导体存储器装置
JPH09167492A (ja) 半導体メモリ装置のプリチャージ回路
US6185151B1 (en) Synchronous memory device with programmable write cycle and data write method using the same
JP3778381B2 (ja) 半導体メモリ装置
US6055194A (en) Method and apparatus for controlling column select lines in a synchronous memory device
JP2828963B2 (ja) 半導体メモリ装置のデータ出力制御回路
JPH10199259A (ja) 半導体メモリ装置のデータ出力方法及び回路
KR100311038B1 (ko) 칼럼선택속도가개선된칼럼선택라인구동회로와이를구비한메모리장치및그들의구동방법
JP3846764B2 (ja) 同期式半導体メモリ装置及びそのデータ入出力線のプリチャージ方法
US6288928B1 (en) Semiconductor integrated circuit and method of controlling column switch of semiconductor integrated circuit in write operation
US7161860B2 (en) Local input/output line precharge circuit of semiconductor memory device
JPH09320261A (ja) 半導体記憶装置および制御信号発生回路
JP4383028B2 (ja) 半導体記憶装置及びその制御方法
US6341100B1 (en) Semiconductor integrated circuit having circuit for writing data to memory cell
US5067109A (en) Data output buffer circuit for a SRAM
USRE41441E1 (en) Output buffer having inherently precise data masking
JP3814381B2 (ja) 半導体メモリ装置
JP2981870B2 (ja) ライト制御回路
TW454200B (en) Row address strobe signal generating device
KR0179930B1 (ko) 출력 버퍼 제어 회로
JP4278743B2 (ja) 半導体メモリ装置
JP2000306386A (ja) データ入力バッファ回路
JP3542525B2 (ja) 半導体記憶装置

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080918

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080918

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090918

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090918

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100918

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees