JPWO2024071007A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2024071007A5
JPWO2024071007A5 JP2024549351A JP2024549351A JPWO2024071007A5 JP WO2024071007 A5 JPWO2024071007 A5 JP WO2024071007A5 JP 2024549351 A JP2024549351 A JP 2024549351A JP 2024549351 A JP2024549351 A JP 2024549351A JP WO2024071007 A5 JPWO2024071007 A5 JP WO2024071007A5
Authority
JP
Japan
Prior art keywords
wiring board
board according
metal layer
conductor
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2024549351A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2024071007A1 (https=
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2023/034644 external-priority patent/WO2024071007A1/ja
Publication of JPWO2024071007A1 publication Critical patent/JPWO2024071007A1/ja
Publication of JPWO2024071007A5 publication Critical patent/JPWO2024071007A5/ja
Withdrawn legal-status Critical Current

Links

JP2024549351A 2022-09-30 2023-09-25 Withdrawn JPWO2024071007A1 (https=)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022157395 2022-09-30
JP2023088732 2023-05-30
PCT/JP2023/034644 WO2024071007A1 (ja) 2022-09-30 2023-09-25 配線基板およびそれを用いた実装構造体

Publications (2)

Publication Number Publication Date
JPWO2024071007A1 JPWO2024071007A1 (https=) 2024-04-04
JPWO2024071007A5 true JPWO2024071007A5 (https=) 2025-05-30

Family

ID=90477802

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024549351A Withdrawn JPWO2024071007A1 (https=) 2022-09-30 2023-09-25

Country Status (5)

Country Link
US (1) US20260107383A1 (https=)
JP (1) JPWO2024071007A1 (https=)
CN (1) CN119896046A (https=)
TW (1) TWI881482B (https=)
WO (1) WO2024071007A1 (https=)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05251849A (ja) * 1992-03-09 1993-09-28 Matsushita Electric Works Ltd 銅メタライズドセラミック基板の製造方法
JPH09326547A (ja) * 1996-06-04 1997-12-16 Ibiden Co Ltd プリント配線板の製造方法
JP2004158703A (ja) * 2002-11-07 2004-06-03 Internatl Business Mach Corp <Ibm> プリント配線板とその製造方法
JP2005146328A (ja) * 2003-11-13 2005-06-09 Ebara Udylite Kk 微細配線の製造方法
JP5070767B2 (ja) * 2006-08-28 2012-11-14 トヨタ自動車株式会社 めっき処理方法及びファインピッチ配線基板の製造方法
JP2008192938A (ja) * 2007-02-06 2008-08-21 Kyocera Corp 配線基板、実装構造体および配線基板の製造方法
US9832883B2 (en) * 2013-04-25 2017-11-28 Intel Corporation Integrated circuit package substrate
JP6543921B2 (ja) * 2014-12-01 2019-07-17 大日本印刷株式会社 導電性基板
US12127340B2 (en) * 2019-09-30 2024-10-22 Kyocera Corporation Wiring substrate

Similar Documents

Publication Publication Date Title
JP3998984B2 (ja) 回路基板及びその製造方法
US5339217A (en) Composite printed circuit board and manufacturing method thereof
TW201940020A (zh) 磁性配線電路基板及其製造方法
JP2022078438A5 (https=)
JP4319976B2 (ja) 多層プリント配線板及びその製造方法
JPWO2024071007A5 (https=)
JP2009147263A (ja) 配線基板およびその製造方法
JP2007096185A (ja) 回路基板
US6346749B1 (en) Semiconductor device
EP1545176A4 (en) MULTILAYER PCB AND MANUFACTURING METHOD THEREFOR
US20050281007A1 (en) Heat management in circuit card assemblies
JP2022111045A5 (https=)
JP4617900B2 (ja) ビルトアッププリント配線板構造及びビルトアッププリント配線板の加工方法
JP2000323841A (ja) 多層回路基板とその製造方法
JPWO2024024878A5 (https=)
KR20240056637A (ko) 배선 기판 및 그 제조 방법
JPWO2022224866A5 (https=)
JPWO2022085715A5 (https=)
JPH011291A (ja) フレキシブル回路基板の製造方法
JP2005044914A (ja) プリント配線板とその製造方法
TWI634822B (zh) 電路板結構及其製造方法
JPH06196832A (ja) スルホール付き絶縁基板
JPH0786752A (ja) 電子部品搭載用基板
JPWO2024090336A5 (https=)
JPWO2023189745A5 (https=)