JPWO2024018715A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024018715A5 JPWO2024018715A5 JP2023563899A JP2023563899A JPWO2024018715A5 JP WO2024018715 A5 JPWO2024018715 A5 JP WO2024018715A5 JP 2023563899 A JP2023563899 A JP 2023563899A JP 2023563899 A JP2023563899 A JP 2023563899A JP WO2024018715 A5 JPWO2024018715 A5 JP WO2024018715A5
- Authority
- JP
- Japan
- Prior art keywords
- region
- gate
- gate electrode
- semiconductor layer
- plan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 59
- 239000000758 substrate Substances 0.000 claims 16
- 239000002184 metal Substances 0.000 claims 4
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2024023534A JP7503220B2 (ja) | 2022-07-22 | 2024-02-20 | 半導体装置 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US202263391463P | 2022-07-22 | 2022-07-22 | |
| US63/391,463 | 2022-07-22 | ||
| PCT/JP2023/016405 WO2024018715A1 (ja) | 2022-07-22 | 2023-04-26 | 半導体装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024023534A Division JP7503220B2 (ja) | 2022-07-22 | 2024-02-20 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2024018715A1 JPWO2024018715A1 (https=) | 2024-01-25 |
| JP7442750B1 JP7442750B1 (ja) | 2024-03-04 |
| JPWO2024018715A5 true JPWO2024018715A5 (https=) | 2024-06-25 |
Family
ID=89491233
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023563899A Active JP7442750B1 (ja) | 2022-07-22 | 2023-04-26 | 半導体装置 |
| JP2024023534A Active JP7503220B2 (ja) | 2022-07-22 | 2024-02-20 | 半導体装置 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024023534A Active JP7503220B2 (ja) | 2022-07-22 | 2024-02-20 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| JP (2) | JP7442750B1 (https=) |
| CN (2) | CN119208328B (https=) |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005011986A (ja) * | 2003-06-19 | 2005-01-13 | Sanyo Electric Co Ltd | 半導体装置 |
| JP3917144B2 (ja) * | 2004-04-09 | 2007-05-23 | 株式会社東芝 | 半導体装置 |
| JP2007129250A (ja) * | 2006-12-20 | 2007-05-24 | Fujitsu Ltd | 半導体装置 |
| US7960788B2 (en) * | 2007-01-25 | 2011-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Replacing symmetric transistors with asymmetric transistors |
| US20110233605A1 (en) * | 2010-03-26 | 2011-09-29 | Force Mos Technology Co. Ltd. | Semiconductor power device layout for stress reduction |
| JP7131003B2 (ja) * | 2018-03-16 | 2022-09-06 | 富士電機株式会社 | 半導体装置 |
| TWI761740B (zh) * | 2018-12-19 | 2022-04-21 | 日商新唐科技日本股份有限公司 | 半導體裝置 |
| JP7539269B2 (ja) * | 2020-07-31 | 2024-08-23 | ローム株式会社 | 半導体装置 |
-
2023
- 2023-04-26 CN CN202411290829.XA patent/CN119208328B/zh active Active
- 2023-04-26 CN CN202380011458.4A patent/CN117413361B/zh active Active
- 2023-04-26 JP JP2023563899A patent/JP7442750B1/ja active Active
-
2024
- 2024-02-20 JP JP2024023534A patent/JP7503220B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2021005732A5 (ja) | 半導体装置 | |
| US12310103B2 (en) | Semiconductor integrated circuit device having standard cells including three dimensional transistors | |
| JP2024055908A5 (https=) | ||
| JP2025075083A5 (https=) | ||
| TW533579B (en) | Semiconductor device having divided active regions with comb-teeth electrodes thereon | |
| US20170110595A1 (en) | Gate-all-around field effect transistors with horizontal nanosheet conductive channel structures for mol/inter-channel spacing and related cell architectures | |
| JP2022185100A5 (https=) | ||
| JP7376805B2 (ja) | 半導体集積回路装置 | |
| US10325845B2 (en) | Layout technique for middle-end-of-line | |
| US7339241B2 (en) | FinFET structure with contacts | |
| JP2022153382A5 (https=) | ||
| JPWO2018003634A1 (ja) | 半導体集積回路装置 | |
| US20130140711A1 (en) | Semiconductor device | |
| TWI723157B (zh) | 半導體裝置 | |
| JP4521088B2 (ja) | 半導体装置 | |
| JPWO2024018715A5 (https=) | ||
| WO2019116883A1 (ja) | 半導体集積回路装置 | |
| US6839264B2 (en) | Semiconductor device without adverse effects caused by inclinations of word line and bit line | |
| WO2024135324A1 (ja) | 半導体集積回路装置 | |
| CN110943078A (zh) | 半导体器件 | |
| JP2978504B2 (ja) | Mosトランジスタ | |
| JPWO2024202987A5 (https=) | ||
| JPWO2024143377A5 (https=) | ||
| WO2025169526A1 (ja) | 半導体集積回路装置 | |
| JPWO2023132231A5 (https=) |