JPWO2023100754A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2023100754A5
JPWO2023100754A5 JP2023564928A JP2023564928A JPWO2023100754A5 JP WO2023100754 A5 JPWO2023100754 A5 JP WO2023100754A5 JP 2023564928 A JP2023564928 A JP 2023564928A JP 2023564928 A JP2023564928 A JP 2023564928A JP WO2023100754 A5 JPWO2023100754 A5 JP WO2023100754A5
Authority
JP
Japan
Prior art keywords
semiconductor device
surface portion
terminal portions
side portion
facing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2023564928A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2023100754A1 (https=
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2022/043496 external-priority patent/WO2023100754A1/ja
Publication of JPWO2023100754A1 publication Critical patent/JPWO2023100754A1/ja
Publication of JPWO2023100754A5 publication Critical patent/JPWO2023100754A5/ja
Pending legal-status Critical Current

Links

JP2023564928A 2021-12-03 2022-11-25 Pending JPWO2023100754A1 (https=)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2021196624 2021-12-03
PCT/JP2022/043496 WO2023100754A1 (ja) 2021-12-03 2022-11-25 半導体装置

Publications (2)

Publication Number Publication Date
JPWO2023100754A1 JPWO2023100754A1 (https=) 2023-06-08
JPWO2023100754A5 true JPWO2023100754A5 (https=) 2024-08-15

Family

ID=86612155

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023564928A Pending JPWO2023100754A1 (https=) 2021-12-03 2022-11-25

Country Status (5)

Country Link
US (1) US20240282690A1 (https=)
JP (1) JPWO2023100754A1 (https=)
CN (1) CN118355490A (https=)
DE (1) DE112022005309T5 (https=)
WO (1) WO2023100754A1 (https=)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008106339A (ja) * 2006-10-27 2008-05-08 Renesas Technology Corp 半導体装置の製造方法
JP6121692B2 (ja) * 2012-11-05 2017-04-26 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP6518547B2 (ja) * 2015-08-07 2019-05-22 新光電気工業株式会社 リードフレーム、半導体装置及びリードフレームの製造方法
JP6721346B2 (ja) 2016-01-27 2020-07-15 ローム株式会社 半導体装置
JP7001503B2 (ja) * 2018-01-15 2022-01-19 ローム株式会社 半導体装置、および半導体装置の製造方法
JP7626754B2 (ja) * 2020-03-30 2025-02-04 ローム株式会社 半導体装置

Similar Documents

Publication Publication Date Title
US12406910B2 (en) Packaging of a semiconductor device with a plurality of leads
US6713322B2 (en) Lead frame for semiconductor package
CN100477197C (zh) 多功率半导体封装
JP2022020941A5 (https=)
CN104821303A (zh) 连接器框架以及半导体装置
US10840164B2 (en) Wire bonded package with single piece exposed heat slug and leads
JP2020096018A5 (https=)
US20150279757A1 (en) Semiconductor die package with multiple mounting configurations
JPWO2023100754A5 (https=)
US7906854B2 (en) Semiconductor device having spacer formed on semiconductor chip connected with wire
US10811343B2 (en) Method of making a wire support leadframe for a semiconductor device
CN101188227A (zh) 半导体装置
WO2009059883A4 (en) Chip packaging
TWI754535B (zh) 封裝結構
JPWO2023189650A5 (https=)
JPWO2023171464A5 (https=)
JPWO2023153188A5 (https=)
JPWO2023100681A5 (https=)
JP3146231U (ja) リードフレームおよび半導体装置
JPWO2023167000A5 (https=)
JPWO2024166846A5 (https=)
JPWO2024257543A5 (https=)
JPWO2023176267A5 (https=)
JPWO2024009722A5 (https=)
JPWO2023112677A5 (https=)