JPWO2015104914A1 - パワー半導体装置の製造方法、パワー半導体装置並びにそれを用いた電力変換装置 - Google Patents
パワー半導体装置の製造方法、パワー半導体装置並びにそれを用いた電力変換装置 Download PDFInfo
- Publication number
- JPWO2015104914A1 JPWO2015104914A1 JP2015556727A JP2015556727A JPWO2015104914A1 JP WO2015104914 A1 JPWO2015104914 A1 JP WO2015104914A1 JP 2015556727 A JP2015556727 A JP 2015556727A JP 2015556727 A JP2015556727 A JP 2015556727A JP WO2015104914 A1 JPWO2015104914 A1 JP WO2015104914A1
- Authority
- JP
- Japan
- Prior art keywords
- lead frame
- power semiconductor
- semiconductor device
- power
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/54—Providing fillings in containers, e.g. gas fillings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49537—Plurality of lead frames mounted in one device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/40247—Connecting the strap to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73263—Layer and strap connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/492—Bases or plates or solder therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Abstract
Description
同様に、第2リードフレーム4は、第1ゲートリードフレーム5を通る仮想直線上であり、第2リードフレーム4の長手方向と平行な仮想直線上において、第1ゲートリードフレーム5と重なる領域が形成される。当該領域において、第1ゲートリードフレーム5に向かって突出する部分が形成される。詳細は、図5にて後述する。
また、低損失な低耐圧チップが採用でき、その結果、チップ温度の上昇が小さい。さらに、IGBTチップ1a、1bのゲート信号の第1ゲートリードフレーム5は第2リードフレーム3と並列に隣接し、且つ、第4リードフレーム17と一部が重なっており、IGBTチップ1c、1dのゲート信号の第2ゲートリードフレーム5は第3リードフレーム13と一部が並列に隣接し、且つ、第5リードフレーム18と一部が重なっている。よって、ゲート信号はエミッタ電位に囲まれおり、サージ電圧や外部からのノイズの影響を受けず、耐ノイズ性が高い。以上説明した効果からも、半導体装置のチップの温度上昇が抑制され、また、耐ノイズ性が高い半導体装置を供給できる。
2a、2b、2c、2d…SFDチップ、
3…第1リードフレーム、
4…第2リードフレーム、
5…第1ゲートリードフレーム、
6…第2ゲートリードフレーム、
7…サーミスタリード、
8…サーミスタリード、
9…第1コレクタリード、
10…第1エミッタリード、
11…第2コレクタリード、
12…第2エミッタリード、
13…第3リードフレーム、
14a、14b、14c、14d、14e、14f…アルミワイヤー、
15…サーミスタ、
17…第4リードフレーム、
18…第5リードフレーム、
19…はんだ、
20…はんだ、
21…はんだ、
22…凹み、
23…モールド、
24…貫通穴、
25…バスバー、
26…バスバー、
27…ゲートピン、
28、29、30、31…切断面、
32、33、34、35…タイバー、
36、37…接続部、
38…モールド接続部、
40…半導体装置、
41…絶縁性接着シート、
42…冷却フィン、43…フィン、
44…Nバスバー、
45…Pバスバー、
46…Wバスバー、
47…Vバスバー、
48…Uバスバー、
49…放電抵抗、
50…ケース、
51…ボス、
52…端子台、
53…ピン、
54…封止材、
55…制御装置、
56…はんだ、
57…ナット、
60…電力変換装置、
P…プラス電位、
N…マイナス電位、
AC…中間電位、
I1、I2、I3、I4…電流流線、
I5、I6…リカバリ電流流線、
U…U相、V…V相、W…W相
本発明の一態様によるパワー半導体装置は、インバータ回路の上アームを構成する第1パワー半導体素子と、前記インバータ回路の下アームを構成する第2パワー半導体素子と、前記第1パワー半導体素子に電力を伝達する第1リードフレームと、前記第2パワー半導体素子に電力を伝達する第2リードフレームと、前記第1パワー半導体素子に制御信号を伝達する第1ゲートリードフレームと、前記第1パワー半導体素子と、前記第2パワー半導体素子と、前記第1リードフレームと、前記第2リードフレームと、前記第1ゲートリードフレームと、を封止する封止部材と、を備え、前記封止部材は、貫通孔が形成され、前記貫通孔の内周面には、前記第1ゲートリードフレームの一部が露出するとともに、前記第2リードフレームの一部が露出する。
本発明の一態様による電力変換装置は、パワー半導体装置と、前記パワー半導体装置を冷却する放熱部材と、絶縁部材と、を備え、前記パワー半導体装置の前記第1リードフレームは、当該第1リードフレームにおいて前記第1パワー半導体素子が配置される側とは反対側の面が前記封止部材から露出するように、配置され、前記放熱部材は、前記絶縁部材を挟んで前記パワー半導体装置の前記第1リードフレームと対向して配置される。
Claims (11)
- インバータ回路の上アームを構成する第1パワー半導体素子と、
前記インバータ回路の下アームを構成する第2パワー半導体素子と、
前記第1パワー半導体素子に電力を伝達する第1リードフレームと、
前記第2パワー半導体素子に電力を伝達する第2リードフレームと、
前記第1パワー半導体素子に制御信号を伝達する第1ゲートリードフレームと、
前記第1パワー半導体素子と、前記第2パワー半導体素子と、前記第1リードフレームと、前記第2リードフレームと、前記第1ゲートリードフレームと、を封止する封止部材と、を備えたパワー半導体装置の製造方法であって、
前記第1ゲートリードフレームと前記第2リードフレームが一体に形成されたリードフレームに実装された第2パワー半導体素子を前記封止部材で封止する第1工程と、
前記封止部材に貫通孔を形成するとともに、前記第1ゲートリードフレームと前記第2リードフレームを接続する接続部を切断する第2工程と、を有するパワー半導体装置の製造方法。 - インバータ回路の上アームを構成する第1パワー半導体素子と、
前記インバータ回路の下アームを構成する第2パワー半導体素子と、
前記第1パワー半導体素子に電力を伝達する第1リードフレームと、
前記第2パワー半導体素子に電力を伝達する第2リードフレームと、
前記第1パワー半導体素子に制御信号を伝達する第1ゲートリードフレームと、
前記第1パワー半導体素子と、前記第2パワー半導体素子と、前記第1リードフレームと、前記第2リードフレームと、前記第1ゲートリードフレームと、を封止する封止部材と、を備え、
前記封止部材は、貫通孔が形成され、
前記貫通孔の内周面には、前記第1ゲートリードフレームの一部が露出するとともに、前記第2リードフレームの一部が露出するパワー半導体装置。 - 請求項2に記載のパワー半導体装置であって、
前記第1ゲートリードフレームは、前記第1リードフレームと前記第2リードフレームの間に配置されるパワー半導体装置。 - 請求項2または3に記載のいずれかのパワー半導体装置であって、
前記貫通孔の前記内周面上の前記第1ゲートリードフレームの露出面は、前記封止部材に前記貫通孔を形成する切断面と同一面を形成し、
前記貫通孔の前記内周面上の前記第2リードフレームの露出面は、前記切断面と同一面を形成するパワー半導体装置。 - 請求項2ないし4に記載のいずれかのパワー半導体装置であって、
前記第1ゲートリードフレームは、当該第1ゲートリードフレームの前記露出面の面積が当該第1ゲートリードフレームの前記封止部材内における断面積よりも小さくなるように、形成されるパワー半導体装置。 - 請求項2ないし5に記載のいずれかのパワー半導体装置であって、
前記第1パワー半導体素子は、電気的に並列に接続された複数のパワー半導体素子により構成され、
前記第1ゲートリードフレームは、複数の前記第1パワー半導体素子の配列方向に沿って形成されるパワー半導体装置。 - 請求項2ないし6に記載のいずれかのパワー半導体装置であって、
前記第1パワー半導体素子は、電気的に並列に接続された複数のパワー半導体素子により構成され、
前記第1リードフレームは、当該第1リードフレームの表面に凹み形状の溝が形成され、
前記複数の第1パワー半導体素子は、当該複数の第1パワー半導体素子の一部の前記第1パワー半導体素子が前記溝を挟んで一方側に配置されるとともに、当該複数の第1パワー半導体素子の残りの前記第1パワー半導体素子が前記溝を挟んで他方側に配置されるように、前記第1リードフレームに実装されるパワー半導体装置。 - 請求項2ないし7に記載のいずれかパワー半導体装置と、
前記パワー半導体装置を冷却する放熱部材と、
絶縁部材と、を備えた電力変換装置であって、
前記パワー半導体装置の前記第1リードフレームは、当該第1リードフレームにおいて前記第1パワー半導体素子が配置される側とは反対側の面が前記封止部材から露出するように、配置され、
前記放熱部材は、前記絶縁部材を挟んで前記パワー半導体装置の前記第1リードフレームと対向して配置される電力変換装置。 - 請求項8に記載の電力変換装置であって、
冷媒が流れるための冷媒流路を備え、
前記第1パワー半導体素子は、電気的に並列に接続された複数のパワー半導体素子により構成され、
前記パワー半導体素子は、複数の前記第1パワー半導体素子の配列方向が前記冷媒の流れる方向に沿うように、配置される電力変換装置。 - 請求項8または9に記載の電力変換装置であって、
前記パワー半導体装置を収納するケースを備え、
前記パワー半導体装置は、前記ケース内に充填される封止材により固定される電力変換装置。 - 請求項8ないし10に記載の電力変換装置であって、
前記パワー半導体装置の前記貫通孔には、前記封止材が充填される電力変換装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014002080 | 2014-01-09 | ||
JP2014002080 | 2014-01-09 | ||
PCT/JP2014/081491 WO2015104914A1 (ja) | 2014-01-09 | 2014-11-28 | 半導体装置並びにそれを用いた電力変換装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2015104914A1 true JPWO2015104914A1 (ja) | 2017-03-23 |
JP6208262B2 JP6208262B2 (ja) | 2017-10-04 |
Family
ID=53523754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015556727A Active JP6208262B2 (ja) | 2014-01-09 | 2014-11-28 | パワー半導体装置の製造方法、パワー半導体装置並びにそれを用いた電力変換装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9806009B2 (ja) |
JP (1) | JP6208262B2 (ja) |
CN (1) | CN105900323B (ja) |
DE (1) | DE112014006144B4 (ja) |
WO (1) | WO2015104914A1 (ja) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017056686A1 (ja) * | 2015-09-30 | 2017-04-06 | 日立オートモティブシステムズ株式会社 | 電力変換装置 |
US10622909B2 (en) * | 2017-01-12 | 2020-04-14 | Ford Global Technologies, Llc | Power module for inverter switching devices having gate coils shielded from eddy currents |
WO2018142863A1 (ja) * | 2017-02-06 | 2018-08-09 | 富士電機株式会社 | 半導体モジュール、電気自動車、及びパワーコントロールユニット |
US10923835B2 (en) * | 2017-06-22 | 2021-02-16 | One Energy Enterprises Llc | Grounding devices, systems, and associated kits and methods |
TWI666868B (zh) * | 2017-08-01 | 2019-07-21 | 上海騏宏電驅動科技有限公司 | Stacked inverter |
JP7181015B2 (ja) * | 2017-11-06 | 2022-11-30 | モレックス エルエルシー | 回路組立体及び実装ユニット |
EP3481166B1 (en) * | 2017-11-06 | 2021-08-18 | Molex, LLC | Circuit assembly and mounting unit |
JP2019161100A (ja) * | 2018-03-15 | 2019-09-19 | 株式会社オートネットワーク技術研究所 | 電気接続装置 |
DE112018008231T5 (de) * | 2018-12-27 | 2021-09-09 | Mitsubishi Electric Corporation | Halbleitervorrichtung und Verfahren zum Herstellen einer Halbleitervorrichtung |
JP7428019B2 (ja) | 2020-03-06 | 2024-02-06 | 富士電機株式会社 | 半導体モジュール |
JP2022160154A (ja) * | 2021-04-06 | 2022-10-19 | 三菱重工業株式会社 | 半導体装置 |
DE102021204694A1 (de) | 2021-05-10 | 2022-11-10 | Robert Bosch Gesellschaft mit beschränkter Haftung | Halbleiterleistungsmodul |
CN115346948B (zh) * | 2022-10-14 | 2023-04-07 | 吉光半导体(绍兴)有限公司 | 一种半桥模块 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003152159A (ja) * | 2001-11-13 | 2003-05-23 | Hitachi Ltd | 半導体装置の製造方法および半導体装置 |
JP2004273749A (ja) * | 2003-03-07 | 2004-09-30 | Fuji Electric Fa Components & Systems Co Ltd | 半導体パワーモジュール |
JP2005167013A (ja) * | 2003-12-03 | 2005-06-23 | Renesas Technology Corp | 半導体装置及び電子装置 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1492220A3 (en) | 1991-09-20 | 2005-03-09 | Hitachi, Ltd. | IGBT-module |
US6404065B1 (en) * | 1998-07-31 | 2002-06-11 | I-Xys Corporation | Electrically isolated power semiconductor package |
US6521982B1 (en) * | 2000-06-02 | 2003-02-18 | Amkor Technology, Inc. | Packaging high power integrated circuit devices |
JP2001320185A (ja) | 2000-05-11 | 2001-11-16 | Toshiba Corp | 電子部品のモジュール装置 |
JP4110513B2 (ja) | 2002-05-01 | 2008-07-02 | 富士電機ホールディングス株式会社 | 半導体パワーモジュールの製造方法 |
KR100902766B1 (ko) * | 2002-09-27 | 2009-06-15 | 페어차일드코리아반도체 주식회사 | 절연성 세라믹 히트 싱크를 갖는 디스크리트 패키지 |
US7602054B2 (en) * | 2005-10-05 | 2009-10-13 | Semiconductor Components Industries, L.L.C. | Method of forming a molded array package device having an exposed tab and structure |
US8410590B2 (en) * | 2008-09-30 | 2013-04-02 | Infineon Technologies Ag | Device including a power semiconductor chip electrically coupled to a leadframe via a metallic layer |
US8354740B2 (en) * | 2008-12-01 | 2013-01-15 | Alpha & Omega Semiconductor, Inc. | Top-side cooled semiconductor package with stacked interconnection plates and method |
US8455987B1 (en) * | 2009-06-16 | 2013-06-04 | Ixys Corporation | Electrically isolated power semiconductor package with optimized layout |
WO2012051704A1 (en) * | 2010-10-19 | 2012-04-26 | Electronic Motion Systems Holdings Limited | A power module for converting dc to ac |
US20120193772A1 (en) * | 2011-01-28 | 2012-08-02 | Hunt Hang Jiang | Stacked die packages with flip-chip and wire bonding dies |
US8766430B2 (en) * | 2012-06-14 | 2014-07-01 | Infineon Technologies Ag | Semiconductor modules and methods of formation thereof |
JP6161251B2 (ja) * | 2012-10-17 | 2017-07-12 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
-
2014
- 2014-11-28 WO PCT/JP2014/081491 patent/WO2015104914A1/ja active Application Filing
- 2014-11-28 US US15/108,093 patent/US9806009B2/en active Active
- 2014-11-28 CN CN201480072478.3A patent/CN105900323B/zh active Active
- 2014-11-28 JP JP2015556727A patent/JP6208262B2/ja active Active
- 2014-11-28 DE DE112014006144.1T patent/DE112014006144B4/de active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003152159A (ja) * | 2001-11-13 | 2003-05-23 | Hitachi Ltd | 半導体装置の製造方法および半導体装置 |
JP2004273749A (ja) * | 2003-03-07 | 2004-09-30 | Fuji Electric Fa Components & Systems Co Ltd | 半導体パワーモジュール |
JP2005167013A (ja) * | 2003-12-03 | 2005-06-23 | Renesas Technology Corp | 半導体装置及び電子装置 |
Also Published As
Publication number | Publication date |
---|---|
DE112014006144B4 (de) | 2023-03-30 |
CN105900323B (zh) | 2018-11-13 |
US9806009B2 (en) | 2017-10-31 |
WO2015104914A1 (ja) | 2015-07-16 |
JP6208262B2 (ja) | 2017-10-04 |
CN105900323A (zh) | 2016-08-24 |
DE112014006144T5 (de) | 2016-09-22 |
US20160322286A1 (en) | 2016-11-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6208262B2 (ja) | パワー半導体装置の製造方法、パワー半導体装置並びにそれを用いた電力変換装置 | |
KR101585306B1 (ko) | 반도체 장치 및 그 제조 방법 | |
US8497572B2 (en) | Semiconductor module and method of manufacturing the same | |
TWI545705B (zh) | 半導體裝置 | |
JP6467640B2 (ja) | 半導体装置 | |
JP6836201B2 (ja) | 電力変換装置 | |
JP6689708B2 (ja) | 電子装置 | |
JP6053858B2 (ja) | パワー半導体装置および車載用回転電機の駆動装置 | |
CN110178304B (zh) | 半导体装置 | |
CN108933124B (zh) | 电子装置 | |
JP5793995B2 (ja) | リードフレーム、及び、パワーモジュール | |
JP2015095560A (ja) | パワーモジュール | |
WO2020105463A1 (ja) | 半導体モジュール、電力変換装置および半導体モジュールの製造方法 | |
JP2015099846A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2013219290A (ja) | 半導体装置 | |
WO2020184053A1 (ja) | 半導体装置 | |
JP6948855B2 (ja) | パワー半導体装置及びそれを用いた電力変換装置 | |
JP6123722B2 (ja) | 半導体装置 | |
JP5429413B2 (ja) | 半導体装置 | |
JP2021072293A (ja) | 半導体パワーモジュール | |
JP7278439B1 (ja) | 半導体装置及びそれを用いた電力変換装置 | |
JP7428679B2 (ja) | パワー半導体装置および電力変換装置 | |
WO2021015050A1 (ja) | 電気回路装置 | |
JP2022162190A (ja) | 半導体装置 | |
CN116469874A (zh) | 半导体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20170126 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170808 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170906 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6208262 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20170927 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |