JPS6472641A - Skew correction apparatus - Google Patents
Skew correction apparatusInfo
- Publication number
- JPS6472641A JPS6472641A JP63222191A JP22219188A JPS6472641A JP S6472641 A JPS6472641 A JP S6472641A JP 63222191 A JP63222191 A JP 63222191A JP 22219188 A JP22219188 A JP 22219188A JP S6472641 A JPS6472641 A JP S6472641A
- Authority
- JP
- Japan
- Prior art keywords
- node
- clock signals
- clock
- circuits
- integrated circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
- H03K3/0231—Astable circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00026—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter
- H03K2005/00052—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter by mixing the outputs of fixed delayed signals with each other or with the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00078—Fixed delay
- H03K2005/00097—Avoiding variations of delay using feedback, e.g. controlled by a PLL
- H03K2005/00104—Avoiding variations of delay using feedback, e.g. controlled by a PLL using a reference signal, e.g. a reference clock
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00163—Layout of the delay element using bipolar transistors
- H03K2005/00176—Layout of the delay element using bipolar transistors using differential stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00163—Layout of the delay element using bipolar transistors
- H03K2005/00182—Layout of the delay element using bipolar transistors using constant current sources
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00228—Layout of the delay element having complementary input and output signals
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/093,930 US4833695A (en) | 1987-09-08 | 1987-09-08 | Apparatus for skew compensating signals |
US93930 | 1987-09-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6472641A true JPS6472641A (en) | 1989-03-17 |
JPH0642664B2 JPH0642664B2 (ja) | 1994-06-01 |
Family
ID=22241762
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63222191A Expired - Fee Related JPH0642664B2 (ja) | 1987-09-08 | 1988-09-05 | スキュー補正装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US4833695A (ja) |
EP (1) | EP0306662B1 (ja) |
JP (1) | JPH0642664B2 (ja) |
DE (1) | DE3874261T2 (ja) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11316620A (ja) * | 1997-11-21 | 1999-11-16 | Hyundai Electronics Ind Co Ltd | 半導体素子のクロック補償装置 |
US6346837B1 (en) | 1997-09-03 | 2002-02-12 | Nec Corporation | Digital delay-locked loop circuit having two kinds of variable delay circuits |
JP2007329870A (ja) * | 2006-06-09 | 2007-12-20 | Fujitsu Ltd | デスキュー装置およびデスキュー方法 |
JP2009528721A (ja) * | 2006-02-27 | 2009-08-06 | イーストマン コダック カンパニー | S/hアレイ読み出しのための遅延回路 |
JP2009529271A (ja) * | 2006-03-07 | 2009-08-13 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 電圧制御型装置のためのハイブリッド電流枯渇型位相補間型回路 |
JP2010213308A (ja) * | 2003-06-27 | 2010-09-24 | Hynix Semiconductor Inc | 遅延固定ループ回路の遅延ライン部及び遅延固定ループ回路におけるクロック信号の遅延固定方法 |
JP2010233180A (ja) * | 2009-03-30 | 2010-10-14 | Nippon Telegr & Teleph Corp <Ntt> | 可変遅延回路 |
JP2011003986A (ja) * | 2009-06-16 | 2011-01-06 | Toshiba Corp | クロック生成装置、クロック生成方法およびデジタル放送受信装置 |
WO2011077563A1 (ja) * | 2009-12-25 | 2011-06-30 | キヤノン株式会社 | 情報処理装置又は情報処理方法 |
JP2012029211A (ja) * | 2010-07-27 | 2012-02-09 | Fujitsu Ltd | タイミング調整回路 |
JP2014140225A (ja) * | 2014-03-14 | 2014-07-31 | Canon Inc | 情報処理装置又は情報処理方法 |
JP2023045108A (ja) * | 2021-09-21 | 2023-04-03 | アンリツ株式会社 | 可変遅延回路及び可変遅延方法と信号発生装置及び信号発生方法 |
Families Citing this family (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5117442A (en) * | 1988-12-14 | 1992-05-26 | National Semiconductor Corporation | Methods and circuits for synchronizing signals in a modular redundant fault tolerant computer system |
US4940908A (en) * | 1989-04-27 | 1990-07-10 | Advanced Micro Devices, Inc. | Method and apparatus for reducing critical speed path delays |
US5293626A (en) * | 1990-06-08 | 1994-03-08 | Cray Research, Inc. | Clock distribution apparatus and processes particularly useful in multiprocessor systems |
JP2812453B2 (ja) * | 1990-06-29 | 1998-10-22 | アナログ・ディバイセス・インコーポレーテッド | 多相クロック信号生成装置およびその位相検出器および復元装置 |
US5237224A (en) * | 1990-10-11 | 1993-08-17 | International Business Machines Corporation | Variable self-correcting digital delay circuit |
US5180994A (en) * | 1991-02-14 | 1993-01-19 | The Regents Of The University Of California | Differential-logic ring oscillator with quadrature outputs |
JPH04268811A (ja) * | 1991-02-22 | 1992-09-24 | Yokogawa Hewlett Packard Ltd | タイミングジェネレータ |
US5455935A (en) * | 1991-05-31 | 1995-10-03 | Tandem Computers Incorporated | Clock synchronization system |
JP2742155B2 (ja) * | 1991-07-19 | 1998-04-22 | 富士通株式会社 | リングオシレータ |
US5329188A (en) * | 1991-12-09 | 1994-07-12 | Cray Research, Inc. | Clock pulse measuring and deskewing system and process |
US5455831A (en) * | 1992-02-20 | 1995-10-03 | International Business Machines Corporation | Frame group transmission and reception for parallel/serial buses |
US5257144A (en) * | 1992-03-06 | 1993-10-26 | Grumman Aerospace Corporation | Synchronization and automatic resynchronization of multiple incremental recorders |
FR2690022B1 (fr) * | 1992-03-24 | 1997-07-11 | Bull Sa | Circuit a retard variable. |
FR2689339B1 (fr) * | 1992-03-24 | 1996-12-13 | Bull Sa | Procede et dispositif de reglage de retard a plusieurs gammes. |
US5191301A (en) * | 1992-05-12 | 1993-03-02 | International Business Machines Corporation | Integrated differential voltage controlled ring oscillator |
US5533188A (en) * | 1992-10-19 | 1996-07-02 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | Fault-tolerant processing system |
DE69323692T2 (de) * | 1992-11-02 | 1999-09-16 | Koninkl Philips Electronics Nv | Optimale Entwurfmethode für synchrone digitale Schaltkreise durch Hertakten und selektives Setzen von Kipp-schaltungen |
SE9203882L (sv) * | 1992-12-22 | 1994-06-23 | Ellemtel Utvecklings Ab | Sätt och anordning för minimering av scew |
ES2103106T3 (es) * | 1993-02-25 | 1997-08-16 | At & T Corp | Linea de retardo variable de amplio margen y oscilador en anillo. |
US5394443A (en) * | 1993-12-23 | 1995-02-28 | Unisys Corporation | Multiple interval single phase clock |
FR2718903B1 (fr) * | 1994-04-13 | 1996-05-24 | Bull Sa | Circuit à retard réglable. |
US5717729A (en) * | 1994-06-30 | 1998-02-10 | Digital Equipment Corporation | Low skew remote absolute delay regulator chip |
US5768283A (en) * | 1994-11-08 | 1998-06-16 | Washington University | Digital phase adjustment circuit for asynchronous transfer mode and like data formats |
US6072804A (en) * | 1995-05-24 | 2000-06-06 | Thomson Consumer Electronics, Inc. | Ring bus data transfer system |
JP3552176B2 (ja) * | 1995-06-02 | 2004-08-11 | 株式会社アドバンテスト | 熱バランス回路 |
US5852640A (en) | 1995-06-26 | 1998-12-22 | Kliza; Phillip S. | Clock distribution apparatus with current sensed skew cancelling |
US6125157A (en) * | 1997-02-06 | 2000-09-26 | Rambus, Inc. | Delay-locked loop circuitry for clock delay adjustment |
US6002280A (en) * | 1997-04-24 | 1999-12-14 | Mitsubishi Semiconductor America, Inc. | Adaptable output phase delay compensation circuit and method thereof |
US6247138B1 (en) | 1997-06-12 | 2001-06-12 | Fujitsu Limited | Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system |
DE19736857C1 (de) * | 1997-08-23 | 1999-01-07 | Philips Patentverwaltung | Ringoszillator |
JPH11274904A (ja) * | 1998-03-26 | 1999-10-08 | Sanyo Electric Co Ltd | 遅延回路 |
JP2000244286A (ja) * | 1999-02-22 | 2000-09-08 | Mitsubishi Electric Corp | 電圧制御発振装置 |
US6208212B1 (en) | 1999-03-11 | 2001-03-27 | Ericsson Inc. | Delay cell with controlled output amplitude |
JP2001338985A (ja) * | 1999-09-20 | 2001-12-07 | Matsushita Electric Ind Co Ltd | クロック回路及びその設計方法 |
JP3623421B2 (ja) | 2000-01-26 | 2005-02-23 | Necエレクトロニクス株式会社 | 電圧制御発振器 |
US6496048B1 (en) | 2000-07-20 | 2002-12-17 | Silicon Graphics, Inc. | System and method for accurate adjustment of discrete integrated circuit delay lines |
US6839856B1 (en) | 2000-07-20 | 2005-01-04 | Silicon Graphics, Inc. | Method and circuit for reliable data capture in the presence of bus-master changeovers |
US6518812B1 (en) | 2000-07-20 | 2003-02-11 | Silicon Graphics, Inc. | Discrete delay line system and method |
US6441666B1 (en) | 2000-07-20 | 2002-08-27 | Silicon Graphics, Inc. | System and method for generating clock signals |
US7333516B1 (en) | 2000-07-20 | 2008-02-19 | Silicon Graphics, Inc. | Interface for synchronous data transfer between domains clocked at different frequencies |
US6781984B1 (en) * | 2000-08-30 | 2004-08-24 | Ciena Corporation | Techniques and architectures for implementing a data skew equalizer for data alignment in a distributed system |
DE10147121B4 (de) * | 2000-09-29 | 2004-06-17 | Agilent Technologies, Inc. (n.d.Ges.d.Staates Delaware), Palo Alto | Schaltung zum Aufteilen der Fein- und Grob-Verzögerungssteuerung von Verzögerungsleitungen zur Verwendung beim Laden von Verzögerungsdaten |
US6650190B2 (en) * | 2001-04-11 | 2003-11-18 | International Business Machines Corporation | Ring oscillator with adjustable delay |
EP1410504A2 (en) * | 2001-05-21 | 2004-04-21 | Acuid Corporation Limited | Programmable self-calibrating vernier and method |
DE10135582C1 (de) * | 2001-07-20 | 2003-01-16 | Infineon Technologies Ag | Justierschaltung und Verfahren zum Abstimmen eines Taktsignals |
US6628154B2 (en) | 2001-07-31 | 2003-09-30 | Cypress Semiconductor Corp. | Digitally controlled analog delay locked loop (DLL) |
FI113113B (fi) | 2001-11-20 | 2004-02-27 | Nokia Corp | Menetelmä ja laite integroitujen piirien ajan synkronoimiseksi |
US6651230B2 (en) | 2001-12-07 | 2003-11-18 | International Business Machines Corporation | Method for reducing design effect of wearout mechanisms on signal skew in integrated circuit design |
US7373561B2 (en) * | 2002-10-29 | 2008-05-13 | Broadcom Corporation | Integrated packet bit error rate tester for 10G SERDES |
US8385188B2 (en) * | 2002-10-29 | 2013-02-26 | Broadcom Corporation | Multi-port, gigabit serdes transceiver capable of automatic fail switchover |
US6825707B2 (en) * | 2003-03-10 | 2004-11-30 | Infineon Technologies Ag | Current mode logic (CML) circuit concept for a variable delay element |
US7430240B2 (en) * | 2003-10-29 | 2008-09-30 | Broadcom Corporation | Apparatus and method for automatic polarity swap in a communications system |
EP1560333A3 (en) * | 2004-02-02 | 2007-06-20 | Synthesys Research, Inc. | A method and apparatus for generating variable delay |
US7233274B1 (en) | 2005-12-20 | 2007-06-19 | Impinj, Inc. | Capacitive level shifting for analog signal processing |
US8699514B2 (en) | 2007-01-12 | 2014-04-15 | Broadcom Corporation | Multi-rate MAC to PHY interface |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62112433A (ja) * | 1985-11-12 | 1987-05-23 | Nec Corp | クロツク分配装置 |
JPS62112434A (ja) * | 1985-11-12 | 1987-05-23 | Nec Corp | クロツク分配装置 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3911368A (en) * | 1974-06-20 | 1975-10-07 | Tarczy Hornoch Zoltan | Phase interpolating apparatus and method |
US4165490A (en) * | 1977-12-19 | 1979-08-21 | International Business Machines Corporation | Clock pulse generator with selective pulse delay and pulse width control |
US4330750A (en) * | 1979-03-13 | 1982-05-18 | International Computers Limited | Variable delay circuits |
US4488297A (en) * | 1982-04-05 | 1984-12-11 | Fairchild Camera And Instrument Corp. | Programmable deskewing of automatic test equipment |
US4513427A (en) * | 1982-08-30 | 1985-04-23 | Xerox Corporation | Data and clock recovery system for data communication controller |
SE433282B (sv) * | 1982-09-20 | 1984-05-14 | Ellemtel Utvecklings Ab | Synkroniseringssystem |
JPS6089774A (ja) * | 1983-08-01 | 1985-05-20 | フエアチアイルド カメラ アンド インストルメント コ−ポレ−シヨン | 最小メモリを使用した自動テスト方式における信号タイミング装置の制御 |
JPS60103822A (ja) * | 1983-11-11 | 1985-06-08 | Hitachi Ltd | 遅延回路 |
US4575860A (en) * | 1984-03-12 | 1986-03-11 | At&T Bell Laboratories | Data clock recovery circuit |
-
1987
- 1987-09-08 US US07/093,930 patent/US4833695A/en not_active Expired - Lifetime
-
1988
- 1988-07-12 DE DE8888111128T patent/DE3874261T2/de not_active Expired - Fee Related
- 1988-07-12 EP EP88111128A patent/EP0306662B1/en not_active Expired
- 1988-09-05 JP JP63222191A patent/JPH0642664B2/ja not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62112433A (ja) * | 1985-11-12 | 1987-05-23 | Nec Corp | クロツク分配装置 |
JPS62112434A (ja) * | 1985-11-12 | 1987-05-23 | Nec Corp | クロツク分配装置 |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6346837B1 (en) | 1997-09-03 | 2002-02-12 | Nec Corporation | Digital delay-locked loop circuit having two kinds of variable delay circuits |
JPH11316620A (ja) * | 1997-11-21 | 1999-11-16 | Hyundai Electronics Ind Co Ltd | 半導体素子のクロック補償装置 |
JP2010213308A (ja) * | 2003-06-27 | 2010-09-24 | Hynix Semiconductor Inc | 遅延固定ループ回路の遅延ライン部及び遅延固定ループ回路におけるクロック信号の遅延固定方法 |
JP2009528721A (ja) * | 2006-02-27 | 2009-08-06 | イーストマン コダック カンパニー | S/hアレイ読み出しのための遅延回路 |
JP2009529271A (ja) * | 2006-03-07 | 2009-08-13 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 電圧制御型装置のためのハイブリッド電流枯渇型位相補間型回路 |
JP2007329870A (ja) * | 2006-06-09 | 2007-12-20 | Fujitsu Ltd | デスキュー装置およびデスキュー方法 |
JP2010233180A (ja) * | 2009-03-30 | 2010-10-14 | Nippon Telegr & Teleph Corp <Ntt> | 可変遅延回路 |
JP2011003986A (ja) * | 2009-06-16 | 2011-01-06 | Toshiba Corp | クロック生成装置、クロック生成方法およびデジタル放送受信装置 |
WO2011077563A1 (ja) * | 2009-12-25 | 2011-06-30 | キヤノン株式会社 | 情報処理装置又は情報処理方法 |
CN102668378A (zh) * | 2009-12-25 | 2012-09-12 | 佳能株式会社 | 信息处理装置或信息处理方法 |
JP5501378B2 (ja) * | 2009-12-25 | 2014-05-21 | キヤノン株式会社 | 情報処理装置又は情報処理方法 |
US9054691B2 (en) | 2009-12-25 | 2015-06-09 | Canon Kabushiki Kaisha | Information processing apparatus or information processing method |
JP2012029211A (ja) * | 2010-07-27 | 2012-02-09 | Fujitsu Ltd | タイミング調整回路 |
JP2014140225A (ja) * | 2014-03-14 | 2014-07-31 | Canon Inc | 情報処理装置又は情報処理方法 |
JP2023045108A (ja) * | 2021-09-21 | 2023-04-03 | アンリツ株式会社 | 可変遅延回路及び可変遅延方法と信号発生装置及び信号発生方法 |
Also Published As
Publication number | Publication date |
---|---|
DE3874261T2 (de) | 1993-04-01 |
DE3874261D1 (de) | 1992-10-08 |
EP0306662B1 (en) | 1992-09-02 |
EP0306662A2 (en) | 1989-03-15 |
US4833695A (en) | 1989-05-23 |
EP0306662A3 (en) | 1989-08-02 |
JPH0642664B2 (ja) | 1994-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6472641A (en) | Skew correction apparatus | |
NO20020292L (no) | Sekvensiell synkronisering i et kommunikasjonsnett | |
HU911501D0 (en) | Passive optical system of telecommunication | |
ES485894A1 (es) | Disposicion para la generacion de senales de control de ca- dencia en una instalacion de tratamiento digital que trabajasincronicamente | |
HU9302299D0 (en) | Method for synchronizing timing signals of independent networks | |
JPS5639694A (en) | Method and device for synchrnonizing timing in transmission of digital information signal | |
DE69224860D1 (de) | Zeitsteuerung der SDH-Datenübertragung | |
CA2007644A1 (en) | Common bus control method | |
CA2056046A1 (en) | Interface circuit between a plurality of transmission line and a high bit rate data terminal equipment | |
CA2064987A1 (en) | A synchronous control method in a plurality of channel units | |
JPS5792984A (en) | Circuit for generating synchronizing signal | |
JPS5443429A (en) | Multiple series input process system | |
JPS57123748A (en) | Clock supply system | |
SU1376248A1 (ru) | Устройство межприборной св зи | |
JPS57168545A (en) | Controlling system for frame ttransfer phase | |
JPS5294058A (en) | Double clock pulse generating circuit | |
JPS5735447A (en) | Data transmission system | |
CO4790201A1 (es) | Sistema y aparato para generacion y control de la senal de temporizacion | |
JPS5798024A (en) | Time coinciding system in decentralized system | |
JPS548413A (en) | Frame synchronizing system for pulse multiple transmission | |
JPS54100603A (en) | Scramble system of loop network | |
JPS57200231A (en) | Method for controlling molding and transport system of glass | |
JPS59176941A (ja) | フレ−ム同期回路 | |
JPS5748842A (en) | Frame synchronizing circuit | |
JPS5538789A (en) | Simple cross signal generator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |