JPS57123748A - Clock supply system - Google Patents

Clock supply system

Info

Publication number
JPS57123748A
JPS57123748A JP56009077A JP907781A JPS57123748A JP S57123748 A JPS57123748 A JP S57123748A JP 56009077 A JP56009077 A JP 56009077A JP 907781 A JP907781 A JP 907781A JP S57123748 A JPS57123748 A JP S57123748A
Authority
JP
Japan
Prior art keywords
clock
switching
route
pulse
jitters
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56009077A
Other languages
Japanese (ja)
Other versions
JPH0347615B2 (en
Inventor
Takashi Morita
Makoto Onishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56009077A priority Critical patent/JPS57123748A/en
Publication of JPS57123748A publication Critical patent/JPS57123748A/en
Publication of JPH0347615B2 publication Critical patent/JPH0347615B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To supply a clock signal stably even when clock routes are changed from one to another, by absorbing the jitters generated during clock-route switching in a digital communication system. CONSTITUTION:Doubled clock pulse generation parts 11 and 12, and frame pulse supply parts 13 and 14 are connected while synchronized with each other invariably on master-slave basis, and phase synchronizing circuits 40A and 40B are added to clock pulse supply lines 20A and 20B. Consequently, in clock route switching parts 15A and 15B, even when a clock route CLK0 is changed to a CLK1 owing to some cause, no jitters due to an out-of-frame state are generated, and the switching jitters of the clock pulse and frame pulse via the clock route CLK1 after the switching are absorbed by phase synchronizing circuits 40A and 40B and supplied as normal ones to clock pulse receiving circuits 30A and 30B.
JP56009077A 1981-01-26 1981-01-26 Clock supply system Granted JPS57123748A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56009077A JPS57123748A (en) 1981-01-26 1981-01-26 Clock supply system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56009077A JPS57123748A (en) 1981-01-26 1981-01-26 Clock supply system

Publications (2)

Publication Number Publication Date
JPS57123748A true JPS57123748A (en) 1982-08-02
JPH0347615B2 JPH0347615B2 (en) 1991-07-19

Family

ID=11710546

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56009077A Granted JPS57123748A (en) 1981-01-26 1981-01-26 Clock supply system

Country Status (1)

Country Link
JP (1) JPS57123748A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS636934A (en) * 1986-06-26 1988-01-12 Nec Corp Network synchronizing system
JPH086854A (en) * 1993-12-23 1996-01-12 Unisys Corp Outboard-file-cache external processing complex

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5028146A (en) * 1973-07-19 1975-03-22

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5028146A (en) * 1973-07-19 1975-03-22

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS636934A (en) * 1986-06-26 1988-01-12 Nec Corp Network synchronizing system
JPH086854A (en) * 1993-12-23 1996-01-12 Unisys Corp Outboard-file-cache external processing complex

Also Published As

Publication number Publication date
JPH0347615B2 (en) 1991-07-19

Similar Documents

Publication Publication Date Title
JPS6472641A (en) Skew correction apparatus
EP0369690A3 (en) Frame synchronization in a network of time multiplexed optical space switches
EP0316878A3 (en) Pll circuit for generating output signal synchronized with input signal by switching frequency dividing ratio
SE7500482L (en)
ES458184A1 (en) Device for providing phase synchronism of a transit station in a digital telecommunication network
CA2125450A1 (en) Method and Apparatus for Switching of Duplexed Clock System
JPS57123748A (en) Clock supply system
IL69320A0 (en) Clock pulse generating circuit arrangement for a telecommunications system
JPS55102952A (en) Mutual synchronization system
JPS53115120A (en) Intra-office phase synchronous system
JPS5451709A (en) Bit phase synchronizing circuit
JPS5610755A (en) Synchronizing system
JPS57112148A (en) System for multiplexing digital signal
JPS5689148A (en) Radio device of switching without instantaneous break
JPS52142403A (en) Signal synchronous system
JPS5748842A (en) Frame synchronizing circuit
JPS5356913A (en) Clock phase synchronous circuit
JPS57129048A (en) Loop data transmitting device
JPS56105524A (en) Phase synchronizing device
DE3060712D1 (en) Phase-locked oscillator circuit and system for generating a clock signal using this circuit
JPS5294058A (en) Double clock pulse generating circuit
FR2309078A1 (en) DEVICE FOR RECONSTRUCTING THE RATE CLOCK OF AN NRZ MESSAGE
DE3782995D1 (en) METHOD AND CIRCUIT ARRANGEMENT FOR SYNCHRONIZING A CLOCK GENERATOR.
GR3007226T3 (en)
JPS55156441A (en) Stuff-synchronous multiplex conversion system for data transmission