JPS63828B2 - - Google Patents

Info

Publication number
JPS63828B2
JPS63828B2 JP58018362A JP1836283A JPS63828B2 JP S63828 B2 JPS63828 B2 JP S63828B2 JP 58018362 A JP58018362 A JP 58018362A JP 1836283 A JP1836283 A JP 1836283A JP S63828 B2 JPS63828 B2 JP S63828B2
Authority
JP
Japan
Prior art keywords
input
output
processing device
debugging
abbreviated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58018362A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59144932A (ja
Inventor
Tooru Jinbo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58018362A priority Critical patent/JPS59144932A/ja
Publication of JPS59144932A publication Critical patent/JPS59144932A/ja
Publication of JPS63828B2 publication Critical patent/JPS63828B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP58018362A 1983-02-07 1983-02-07 処理装置切替方式 Granted JPS59144932A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58018362A JPS59144932A (ja) 1983-02-07 1983-02-07 処理装置切替方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58018362A JPS59144932A (ja) 1983-02-07 1983-02-07 処理装置切替方式

Publications (2)

Publication Number Publication Date
JPS59144932A JPS59144932A (ja) 1984-08-20
JPS63828B2 true JPS63828B2 (enrdf_load_html_response) 1988-01-08

Family

ID=11969580

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58018362A Granted JPS59144932A (ja) 1983-02-07 1983-02-07 処理装置切替方式

Country Status (1)

Country Link
JP (1) JPS59144932A (enrdf_load_html_response)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03155928A (ja) * 1989-11-14 1991-07-03 Taku Nakasaki 合成樹脂製袋の製造方法及びその装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6019814B2 (ja) * 1980-07-11 1985-05-18 三菱電機株式会社 自動切替装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03155928A (ja) * 1989-11-14 1991-07-03 Taku Nakasaki 合成樹脂製袋の製造方法及びその装置

Also Published As

Publication number Publication date
JPS59144932A (ja) 1984-08-20

Similar Documents

Publication Publication Date Title
JP2886856B2 (ja) 二重化バス接続方式
DE69432514T2 (de) Leistungssteuerung in einem Computersystem
JPS59200327A (ja) 周辺装置の制御方式
JP3066753B2 (ja) 記憶制御装置
JPS63828B2 (enrdf_load_html_response)
JPH05307491A (ja) 多重化処理装置の切替方法および装置
JPH0642227B2 (ja) デ−タ転送装置
JPS60134352A (ja) 二重化バス制御装置
JP2682707B2 (ja) プログラマブル制御装置
JPH0212348A (ja) ページスワップ装置
JPH01267764A (ja) 周辺制御装置
JPS604498B2 (ja) 電子計算機とダイレクト・メモリ・アクセス装置の結合方法
JPH01140253A (ja) バンクメモリ切換え制御方式
JPS6243408Y2 (enrdf_load_html_response)
JPH05189004A (ja) プラント制御装置
JPS62160540A (ja) 二重化情報処理装置
JPS6136861A (ja) 記憶装置
JPH0711795B2 (ja) 入出力装置の二重化方式
JPS61242194A (ja) 外部フアイルメモリのコピ−方式
JPS60101655A (ja) キヤツシユ・メモリの管理方法
JPS5836453U (ja) マルチ計算機システムにおけるプログラム動作メモリの有効活用機構
JPS61251943A (ja) デ−タ処理装置
JPS5911425A (ja) マイコン応用システムにおけるバス・コントロ−ル回路
JPH047771A (ja) 複合系システム
JPS61213960A (ja) Ｃｐｕ間データ伝送装置