JPS63168030A - フイルムキヤリアへのチツプ実装方法 - Google Patents

フイルムキヤリアへのチツプ実装方法

Info

Publication number
JPS63168030A
JPS63168030A JP61311995A JP31199586A JPS63168030A JP S63168030 A JPS63168030 A JP S63168030A JP 61311995 A JP61311995 A JP 61311995A JP 31199586 A JP31199586 A JP 31199586A JP S63168030 A JPS63168030 A JP S63168030A
Authority
JP
Japan
Prior art keywords
chip
device hole
support ring
film carrier
exposed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61311995A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0322056B2 (enrdf_load_stackoverflow
Inventor
Mamoru Sugiyama
杉山 護
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shindo Denshi Kogyo KK
Original Assignee
Shindo Denshi Kogyo KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shindo Denshi Kogyo KK filed Critical Shindo Denshi Kogyo KK
Priority to JP61311995A priority Critical patent/JPS63168030A/ja
Publication of JPS63168030A publication Critical patent/JPS63168030A/ja
Publication of JPH0322056B2 publication Critical patent/JPH0322056B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto

Landscapes

  • Wire Bonding (AREA)
JP61311995A 1986-12-29 1986-12-29 フイルムキヤリアへのチツプ実装方法 Granted JPS63168030A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61311995A JPS63168030A (ja) 1986-12-29 1986-12-29 フイルムキヤリアへのチツプ実装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61311995A JPS63168030A (ja) 1986-12-29 1986-12-29 フイルムキヤリアへのチツプ実装方法

Publications (2)

Publication Number Publication Date
JPS63168030A true JPS63168030A (ja) 1988-07-12
JPH0322056B2 JPH0322056B2 (enrdf_load_stackoverflow) 1991-03-26

Family

ID=18023938

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61311995A Granted JPS63168030A (ja) 1986-12-29 1986-12-29 フイルムキヤリアへのチツプ実装方法

Country Status (1)

Country Link
JP (1) JPS63168030A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0322056B2 (enrdf_load_stackoverflow) 1991-03-26

Similar Documents

Publication Publication Date Title
US3773628A (en) Method of making a lead assembly
JP2000077477A (ja) 半導体装置及びその製造方法並びにこれに用いる金属基板
JPH02162746A (ja) 高密度集積回路の支持体とその製造方法
US6763585B2 (en) Method for producing micro bump
JPS63168030A (ja) フイルムキヤリアへのチツプ実装方法
JPH07114216B2 (ja) フィルムキャリヤ型半導体装置の実装方法
JP3321660B2 (ja) 端子片付き基板構造
JPH01173694A (ja) 両面スルホールフィルムキャリアの製造方法
JP3191149B2 (ja) 回路基板への端子の実装方法、および回路基板
JPS6318335B2 (enrdf_load_stackoverflow)
JP2580607B2 (ja) 回路基板及び回路基板の製造方法
JP2727870B2 (ja) フィルムキャリアテープ及びその製造方法
JP2867547B2 (ja) 導電突起の形成方法
JP3409380B2 (ja) プリント基板装置
JP2002353362A (ja) フリップチップ実装用基板のランド形成方法及びフリップチップ実装用基板
JP3021509B2 (ja) 導電突起の形成方法
JP2002076215A (ja) 半導体装置パッケージ及びその作製方法
JPH04267535A (ja) フィルムキャリヤテープ
JPH02105595A (ja) 混成集積回路
JPH04254344A (ja) インナーリード先端に補強テープを有するtab用テープキャリアの製造方法
JPS63272093A (ja) 電子回路装置及びその製造方法
JPH03141656A (ja) 半導体チップの実装方法
JPS63153847A (ja) マイクロ波集積回路基板のア−ス接続方法
JPS63168029A (ja) フイルムキヤリアへのチツプ実装方法
JPH0828391B2 (ja) 半導体装置実装用部品およびこれを用いた半導体装置の製造方法