JPS6245213A - 非同期信号の同期化方式 - Google Patents
非同期信号の同期化方式Info
- Publication number
- JPS6245213A JPS6245213A JP60185482A JP18548285A JPS6245213A JP S6245213 A JPS6245213 A JP S6245213A JP 60185482 A JP60185482 A JP 60185482A JP 18548285 A JP18548285 A JP 18548285A JP S6245213 A JPS6245213 A JP S6245213A
- Authority
- JP
- Japan
- Prior art keywords
- flip
- clock
- circuit
- flop circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60185482A JPS6245213A (ja) | 1985-08-22 | 1985-08-22 | 非同期信号の同期化方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60185482A JPS6245213A (ja) | 1985-08-22 | 1985-08-22 | 非同期信号の同期化方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6245213A true JPS6245213A (ja) | 1987-02-27 |
JPH0417565B2 JPH0417565B2 (enrdf_load_stackoverflow) | 1992-03-26 |
Family
ID=16171532
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60185482A Granted JPS6245213A (ja) | 1985-08-22 | 1985-08-22 | 非同期信号の同期化方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6245213A (enrdf_load_stackoverflow) |
-
1985
- 1985-08-22 JP JP60185482A patent/JPS6245213A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0417565B2 (enrdf_load_stackoverflow) | 1992-03-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5369672A (en) | Interface circuit capable of performing exact data transfer | |
JPH03127526A (ja) | 同期化装置 | |
JPS6245213A (ja) | 非同期信号の同期化方式 | |
JPS59229779A (ja) | 直・並・直形集積メモリ回路 | |
JPH02113778A (ja) | 画像嵌込み用書込みクロック発生方法と装置 | |
JPS61288643A (ja) | 内部同期化装置 | |
JPH1168861A (ja) | 同時双方向送受信方法および同時双方向送受信回路 | |
JP2556918Y2 (ja) | Ic試験装置の波形制御回路 | |
KR0178892B1 (ko) | 클럭 다중화 회로 | |
JP2927096B2 (ja) | 可変周波数発振回路 | |
JP2679471B2 (ja) | クロック切替回路 | |
JPS58210724A (ja) | 位相同期装置 | |
JP2584915B2 (ja) | 接続回路 | |
JPH0548432A (ja) | 1/3分周回路 | |
JP2693798B2 (ja) | 制御信号発生回路 | |
JPH06177723A (ja) | パルス幅変調回路 | |
JP2575221B2 (ja) | Pll回路 | |
JPH03289232A (ja) | 非同期読み出し回路 | |
JPH0537306A (ja) | フリツプフロツプ回路 | |
JPS6395518A (ja) | クロツク乗りかえ回路 | |
JPH01135116A (ja) | 入力断検出回路 | |
JPH01116815A (ja) | クロック切換え回路 | |
JPS59194229A (ja) | クロツク断検出回路 | |
JPS59140559A (ja) | バツフアレジスタ | |
JPS62198287A (ja) | 映像信号の変換回路 |