JPS62151947A - メモリアドレストレ−ス方式 - Google Patents

メモリアドレストレ−ス方式

Info

Publication number
JPS62151947A
JPS62151947A JP60290854A JP29085485A JPS62151947A JP S62151947 A JPS62151947 A JP S62151947A JP 60290854 A JP60290854 A JP 60290854A JP 29085485 A JP29085485 A JP 29085485A JP S62151947 A JPS62151947 A JP S62151947A
Authority
JP
Japan
Prior art keywords
address
instruction
operand
memory
stack memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60290854A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0412855B2 (cs
Inventor
Satoshi Osada
長田　荘十司
Atsushi Fujihira
藤平　淳
Takaharu Kosuge
小菅　隆治
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60290854A priority Critical patent/JPS62151947A/ja
Publication of JPS62151947A publication Critical patent/JPS62151947A/ja
Publication of JPH0412855B2 publication Critical patent/JPH0412855B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP60290854A 1985-12-25 1985-12-25 メモリアドレストレ−ス方式 Granted JPS62151947A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60290854A JPS62151947A (ja) 1985-12-25 1985-12-25 メモリアドレストレ−ス方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60290854A JPS62151947A (ja) 1985-12-25 1985-12-25 メモリアドレストレ−ス方式

Publications (2)

Publication Number Publication Date
JPS62151947A true JPS62151947A (ja) 1987-07-06
JPH0412855B2 JPH0412855B2 (cs) 1992-03-05

Family

ID=17761348

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60290854A Granted JPS62151947A (ja) 1985-12-25 1985-12-25 メモリアドレストレ−ス方式

Country Status (1)

Country Link
JP (1) JPS62151947A (cs)

Also Published As

Publication number Publication date
JPH0412855B2 (cs) 1992-03-05

Similar Documents

Publication Publication Date Title
EP0227749B1 (en) Fault tolerant data processing system and method therefor
JPS62151947A (ja) メモリアドレストレ−ス方式
KR960012354B1 (ko) 마이크로 프로세서
JPH0581087A (ja) プロセサのモニタ方式
JPH0656604B2 (ja) 情報処理装置
JPH1165884A (ja) マイクロコンピュータ及びそのデバッグ方法
JPS61290585A (ja) Ｉｃメモリカ−ド単体試験装置
CN119739655A (zh) 一种数据处理装置及处理方法
JPH03141444A (ja) データ処理装置
JPS63197254A (ja) 仮想記憶制御装置
JPH03250347A (ja) メモリ装置
JPS62298866A (ja) 処理装置間ロツク制御方式
JPH0258648B2 (cs)
JPS63278160A (ja) バッファ無効化処理装置試験方式
JPS59163653A (ja) デバツグ装置
JPH03225529A (ja) マイクロプロセッサ
JPH01271844A (ja) 電子卓上計算機
JPH0363848A (ja) キャッシュ制御方式
JPS63144496A (ja) 記憶装置の書込み制御方式
JPS63201741A (ja) ダンプ情報編集出力方式
JPH0273447A (ja) ローカルｃｐｕのログオン方法
JPH01166144A (ja) ファームウェア・プログラムのデバッグ方式
JPH0282318A (ja) 浮動小数点演算装置
JPS63165940A (ja) デ−タ処理装置
JPH0484242A (ja) データ処理装置