JPS6213694B2 - - Google Patents
Info
- Publication number
- JPS6213694B2 JPS6213694B2 JP54011271A JP1127179A JPS6213694B2 JP S6213694 B2 JPS6213694 B2 JP S6213694B2 JP 54011271 A JP54011271 A JP 54011271A JP 1127179 A JP1127179 A JP 1127179A JP S6213694 B2 JPS6213694 B2 JP S6213694B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- register file
- register
- read
- machine cycle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1127179A JPS55103640A (en) | 1979-02-02 | 1979-02-02 | Access system of register file |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1127179A JPS55103640A (en) | 1979-02-02 | 1979-02-02 | Access system of register file |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55103640A JPS55103640A (en) | 1980-08-08 |
| JPS6213694B2 true JPS6213694B2 (enExample) | 1987-03-28 |
Family
ID=11773301
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1127179A Granted JPS55103640A (en) | 1979-02-02 | 1979-02-02 | Access system of register file |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55103640A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7237216B2 (en) * | 2003-02-21 | 2007-06-26 | Infineon Technologies Ag | Clock gating approach to accommodate infrequent additional processing latencies |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4911017A (enExample) * | 1972-05-26 | 1974-01-31 |
-
1979
- 1979-02-02 JP JP1127179A patent/JPS55103640A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55103640A (en) | 1980-08-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5615348A (en) | Microprocessor having register bank architecture | |
| JPS6213694B2 (enExample) | ||
| JPS61123959A (ja) | 着脱自在なメモリモジユ−ルを有する電子機器 | |
| JPS6319058A (ja) | メモリ装置 | |
| JP2000207203A (ja) | マイクロコントロ―ラ | |
| JPS59189435A (ja) | デ−タ転送制御装置 | |
| JPS6019816B2 (ja) | マイクロプログラム制御アダプタ | |
| JPH01177145A (ja) | 情報処理装置 | |
| JPH01204146A (ja) | 実効アドレス生成方式 | |
| JP2910131B2 (ja) | レジスタファイル | |
| JPH05257807A (ja) | キャッシュメモリ制御装置 | |
| JPS6218934B2 (enExample) | ||
| JPS63503101A (ja) | データ格納転送装置 | |
| JPS63237143A (ja) | プログラマブルコントロ−ラ | |
| JPS6010368A (ja) | アドレス変換バツフア制御方式 | |
| JPS63247832A (ja) | デ−タ処理装置 | |
| JPH04140838A (ja) | 情報処理装置 | |
| JPH0664552B2 (ja) | 情報処理装置の無効化処理方式 | |
| JPH05108280A (ja) | 印字装置 | |
| JPH06103752A (ja) | メモリ回路 | |
| JPH0431136B2 (enExample) | ||
| JPS623294A (ja) | ビツトマツプム−バ− | |
| JP2000259418A (ja) | プログラムロード方法、プログラムロード装置及びその記録媒体 | |
| JPH0738157B2 (ja) | レジスタ選択方式 | |
| JPH10105457A (ja) | メモリ制御システムおよびメモリ制御回路 |