JPS55103640A - Access system of register file - Google Patents

Access system of register file

Info

Publication number
JPS55103640A
JPS55103640A JP1127179A JP1127179A JPS55103640A JP S55103640 A JPS55103640 A JP S55103640A JP 1127179 A JP1127179 A JP 1127179A JP 1127179 A JP1127179 A JP 1127179A JP S55103640 A JPS55103640 A JP S55103640A
Authority
JP
Japan
Prior art keywords
register file
address
rfar
register
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1127179A
Other languages
Japanese (ja)
Other versions
JPS6213694B2 (en
Inventor
Shinji Nishibe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP1127179A priority Critical patent/JPS55103640A/en
Publication of JPS55103640A publication Critical patent/JPS55103640A/en
Publication of JPS6213694B2 publication Critical patent/JPS6213694B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Executing Machine-Instructions (AREA)

Abstract

PURPOSE: To enhance the use efficiency of a register file and shorten the access time considerably.
CONSTITUTION: The read address of register file 101 is determined in the machine cycle before the read cycle and is given to address register (RFAR) 105, and this RFAR 105 designates the address of register file 101 directly. By this operation, high-speed access of register file 101 is secured. Then, in case that data set has not been completed yet at the reading time of a memory operand buffer, a wait signal is generated, and clock controlling flip flop output (CKCTL) is not inverted, and during this period, output is inhibited to extend the machine cycle. Then, the read address stored in saving address register 106 is held in RFAR 105.
COPYRIGHT: (C)1980,JPO&Japio
JP1127179A 1979-02-02 1979-02-02 Access system of register file Granted JPS55103640A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1127179A JPS55103640A (en) 1979-02-02 1979-02-02 Access system of register file

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1127179A JPS55103640A (en) 1979-02-02 1979-02-02 Access system of register file

Publications (2)

Publication Number Publication Date
JPS55103640A true JPS55103640A (en) 1980-08-08
JPS6213694B2 JPS6213694B2 (en) 1987-03-28

Family

ID=11773301

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1127179A Granted JPS55103640A (en) 1979-02-02 1979-02-02 Access system of register file

Country Status (1)

Country Link
JP (1) JPS55103640A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7237216B2 (en) * 2003-02-21 2007-06-26 Infineon Technologies Ag Clock gating approach to accommodate infrequent additional processing latencies

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4911017A (en) * 1972-05-26 1974-01-31

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4911017A (en) * 1972-05-26 1974-01-31

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7237216B2 (en) * 2003-02-21 2007-06-26 Infineon Technologies Ag Clock gating approach to accommodate infrequent additional processing latencies

Also Published As

Publication number Publication date
JPS6213694B2 (en) 1987-03-28

Similar Documents

Publication Publication Date Title
JPS5597642A (en) Data processor
JPS55103640A (en) Access system of register file
JPS5447438A (en) Control system for scratch memory
JPS5242337A (en) Data processing unit
JPS5769432A (en) Information processor
JPS57167185A (en) Memory circuit
JPS55154623A (en) Input and output control system
JPS5657111A (en) Sequence controller
JPS5497342A (en) Microprogram control system
JPS55159226A (en) Data input and output unit
JPS5538668A (en) Memory unit
JPS5562576A (en) Information processing unit with address conversion function
JPS5657145A (en) Microprogram control device
JPS57195374A (en) Sequential access storage device
JPS5578343A (en) Information processing unit
JPS5599652A (en) Microprogram control unit
JPS6454578A (en) Image arithmetic unit
JPS57207942A (en) Unpacking circuit
JPS55103648A (en) Information processing unit
GB1373879A (en) Circuit arrangement for the interpretation of the content of a register of an arithmetic unit of data processing apparatus as an instruction
JPS5447541A (en) Information processor
JPS5533228A (en) Arithmetic unit
JPS5640952A (en) Microprogram control system
JPS5668981A (en) Virtual storage system
JPS57137944A (en) General register advance control system