JPS6211491B2 - - Google Patents
Info
- Publication number
- JPS6211491B2 JPS6211491B2 JP56188654A JP18865481A JPS6211491B2 JP S6211491 B2 JPS6211491 B2 JP S6211491B2 JP 56188654 A JP56188654 A JP 56188654A JP 18865481 A JP18865481 A JP 18865481A JP S6211491 B2 JPS6211491 B2 JP S6211491B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor wafer
- mask
- alignment mark
- layer
- mask layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 38
- 238000005530 etching Methods 0.000 claims description 15
- 238000004519 manufacturing process Methods 0.000 claims description 13
- 238000000034 method Methods 0.000 claims description 12
- 238000001020 plasma etching Methods 0.000 claims description 3
- 235000012431 wafers Nutrition 0.000 description 33
- 239000000463 material Substances 0.000 description 12
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56188654A JPS5890728A (ja) | 1981-11-25 | 1981-11-25 | 半導体ウエファ上の位置合せ用マ−クの製法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56188654A JPS5890728A (ja) | 1981-11-25 | 1981-11-25 | 半導体ウエファ上の位置合せ用マ−クの製法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5890728A JPS5890728A (ja) | 1983-05-30 |
JPS6211491B2 true JPS6211491B2 (fr) | 1987-03-12 |
Family
ID=16227497
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56188654A Granted JPS5890728A (ja) | 1981-11-25 | 1981-11-25 | 半導体ウエファ上の位置合せ用マ−クの製法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5890728A (fr) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6218714A (ja) * | 1985-07-18 | 1987-01-27 | Nippon Telegr & Teleph Corp <Ntt> | アライメントマ−クの形成方法 |
JP2855868B2 (ja) * | 1990-03-12 | 1999-02-10 | 富士通株式会社 | レーザトリミング用位置合わせマーク、半導体装置及び半導体装置の製造方法 |
KR950002171B1 (ko) * | 1990-03-12 | 1995-03-14 | 후지쓰 가부시끼가이샤 | 얼라인먼트마크및반도체장치 |
US6914017B1 (en) | 2000-08-30 | 2005-07-05 | Micron Technology, Inc. | Residue free overlay target |
JP5425363B2 (ja) * | 2006-11-28 | 2014-02-26 | ルネサスエレクトロニクス株式会社 | 半導体装置、及び表示装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49113581A (fr) * | 1973-02-26 | 1974-10-30 | ||
JPS5253668A (en) * | 1975-10-29 | 1977-04-30 | Hitachi Ltd | Production of semiconductor device |
JPS5494881A (en) * | 1978-01-12 | 1979-07-26 | Nippon Telegr & Teleph Corp <Ntt> | Exposure method |
JPS5674936A (en) * | 1979-11-22 | 1981-06-20 | Sharp Corp | Position detection method of semiconductor chip |
-
1981
- 1981-11-25 JP JP56188654A patent/JPS5890728A/ja active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49113581A (fr) * | 1973-02-26 | 1974-10-30 | ||
JPS5253668A (en) * | 1975-10-29 | 1977-04-30 | Hitachi Ltd | Production of semiconductor device |
JPS5494881A (en) * | 1978-01-12 | 1979-07-26 | Nippon Telegr & Teleph Corp <Ntt> | Exposure method |
JPS5674936A (en) * | 1979-11-22 | 1981-06-20 | Sharp Corp | Position detection method of semiconductor chip |
Also Published As
Publication number | Publication date |
---|---|
JPS5890728A (ja) | 1983-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0210716A (ja) | アライメント・マークの形成方法及びアライテント・マークを有する半導体ウエハ | |
JPH09134874A (ja) | パターンの形成方法 | |
JPS6211491B2 (fr) | ||
JPS5898942A (ja) | 超微細パタ−ンの形成法 | |
JPH0458167B2 (fr) | ||
JPS63157444A (ja) | 選択酸化膜の製造方法 | |
JP3274448B2 (ja) | ステンシルマスクの製造方法 | |
JPS6130278Y2 (fr) | ||
JPS6030118B2 (ja) | 混成薄膜集積回路のパタ−ン形成方法 | |
JPS6189633A (ja) | 半導体装置の製造方法 | |
JP2780265B2 (ja) | パターン形成方法 | |
JPS63202034A (ja) | 半導体装置の製造方法 | |
JPS58100434A (ja) | リフトオフ用スペ−サ−の形成方法 | |
JP2809274B2 (ja) | 半導体装置の製造方法 | |
JPH01183661A (ja) | フォトマスクの製造方法 | |
KR930006133B1 (ko) | 모스소자의 콘택트홀 형성방법 | |
JPS62177922A (ja) | 半導体装置の製造方法 | |
JPS59121836A (ja) | 位置合せマ−クの形成方法 | |
JPS6169146A (ja) | 被膜の平担化方法 | |
JPH0253058A (ja) | パターン形成方法 | |
JPH0294439A (ja) | 半導体装置の製造方法 | |
JPS62190841A (ja) | 微細パタ−ン形成方法 | |
JPS6154629A (ja) | フオト・レジストパタ−ンの形成方法 | |
JPH06177027A (ja) | 電子ビーム描画方法及び半導体装置 | |
JPS61271838A (ja) | 半導体装置の製造方法 |