JPS6160625B2 - - Google Patents

Info

Publication number
JPS6160625B2
JPS6160625B2 JP53067488A JP6748878A JPS6160625B2 JP S6160625 B2 JPS6160625 B2 JP S6160625B2 JP 53067488 A JP53067488 A JP 53067488A JP 6748878 A JP6748878 A JP 6748878A JP S6160625 B2 JPS6160625 B2 JP S6160625B2
Authority
JP
Japan
Prior art keywords
signal
memory device
read
memory
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53067488A
Other languages
English (en)
Japanese (ja)
Other versions
JPS54158120A (en
Inventor
Yoshikazu Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP6748878A priority Critical patent/JPS54158120A/ja
Publication of JPS54158120A publication Critical patent/JPS54158120A/ja
Publication of JPS6160625B2 publication Critical patent/JPS6160625B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Synchronizing For Television (AREA)
  • Television Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP6748878A 1978-06-05 1978-06-05 Signal phase conversion device Granted JPS54158120A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6748878A JPS54158120A (en) 1978-06-05 1978-06-05 Signal phase conversion device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6748878A JPS54158120A (en) 1978-06-05 1978-06-05 Signal phase conversion device

Publications (2)

Publication Number Publication Date
JPS54158120A JPS54158120A (en) 1979-12-13
JPS6160625B2 true JPS6160625B2 (cg-RX-API-DMAC7.html) 1986-12-22

Family

ID=13346405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6748878A Granted JPS54158120A (en) 1978-06-05 1978-06-05 Signal phase conversion device

Country Status (1)

Country Link
JP (1) JPS54158120A (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61240726A (ja) * 1985-04-17 1986-10-27 Nec Corp メモリ回路装置
JPS63224538A (ja) * 1987-03-14 1988-09-19 Fujitsu Ltd 同期制御回路

Also Published As

Publication number Publication date
JPS54158120A (en) 1979-12-13

Similar Documents

Publication Publication Date Title
JPH11191292A (ja) 半導体記憶装置およびそのバーストアドレスカウンタ
US6600693B2 (en) Method and circuit for driving quad data rate synchronous semiconductor memory device
EP0908827B1 (en) Memory interface device and memory address generation device
JP3137486B2 (ja) 多画面分割表示装置
US5247485A (en) Memory device
JPH01149298A (ja) 半導体記憶装置
JPS6160625B2 (cg-RX-API-DMAC7.html)
JPS6052508B2 (ja) デジタル映像信号の信号補正方法
JPS6373323A (ja) バツフアメモリ装置
JP2615050B2 (ja) 半導体メモリ
JPH06245098A (ja) フィールド決定回路
JPS633392B2 (cg-RX-API-DMAC7.html)
JPH01290030A (ja) 画像メモリ装置
JPH0775319B2 (ja) 多数決判定機能を有する同期検出回路
JP2629450B2 (ja) メモリ回路
EP1459291A4 (en) DIGITAL DELAY LINE WITH SINGLE PORT MEMORY
JP2000284771A (ja) 映像データ処理装置
SU1529238A1 (ru) Многоканальное устройство ввода информации
JPS637092A (ja) 映像記憶装置
JPS63280586A (ja) 時間軸変動補正装置
JPS61153730A (ja) デ−タバツフア装置
JPS62188485A (ja) オフセツト・サンプリング方式テレビジヨン受信機
JPH02255988A (ja) 画像メモリ
JPH0379890B2 (cg-RX-API-DMAC7.html)
JPS5863283A (ja) 順序変換回路