JPS6160577B2 - - Google Patents
Info
- Publication number
- JPS6160577B2 JPS6160577B2 JP17691281A JP17691281A JPS6160577B2 JP S6160577 B2 JPS6160577 B2 JP S6160577B2 JP 17691281 A JP17691281 A JP 17691281A JP 17691281 A JP17691281 A JP 17691281A JP S6160577 B2 JPS6160577 B2 JP S6160577B2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- film
- semiconductor device
- manufacturing
- organic material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 19
- 238000004519 manufacturing process Methods 0.000 claims description 18
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 14
- 229920002120 photoresistant polymer Polymers 0.000 claims description 12
- 239000011368 organic material Substances 0.000 claims description 9
- 239000012535 impurity Substances 0.000 claims description 8
- 239000011248 coating agent Substances 0.000 claims description 5
- 238000000576 coating method Methods 0.000 claims description 5
- 239000011347 resin Substances 0.000 claims description 3
- 229920005989 resin Polymers 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 2
- 229910052751 metal Inorganic materials 0.000 claims description 2
- 239000002184 metal Substances 0.000 claims description 2
- 150000004767 nitrides Chemical class 0.000 claims description 2
- 238000002955 isolation Methods 0.000 description 23
- 238000000034 method Methods 0.000 description 15
- 230000003647 oxidation Effects 0.000 description 12
- 238000007254 oxidation reaction Methods 0.000 description 12
- 229910052581 Si3N4 Inorganic materials 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 7
- 230000002265 prevention Effects 0.000 description 6
- 241000293849 Cordylanthus Species 0.000 description 5
- 230000007547 defect Effects 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- 238000000137 annealing Methods 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- -1 boron ions Chemical class 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910017464 nitrogen compound Inorganic materials 0.000 description 1
- 150000002830 nitrogen compounds Chemical class 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17691281A JPS5878437A (ja) | 1981-11-04 | 1981-11-04 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17691281A JPS5878437A (ja) | 1981-11-04 | 1981-11-04 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5878437A JPS5878437A (ja) | 1983-05-12 |
| JPS6160577B2 true JPS6160577B2 (enrdf_load_stackoverflow) | 1986-12-22 |
Family
ID=16021926
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17691281A Granted JPS5878437A (ja) | 1981-11-04 | 1981-11-04 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5878437A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4762805A (en) * | 1985-12-17 | 1988-08-09 | Advanced Micro Devices, Inc. | Nitride-less process for VLSI circuit device isolation |
-
1981
- 1981-11-04 JP JP17691281A patent/JPS5878437A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5878437A (ja) | 1983-05-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR950001151B1 (ko) | 반도체 장치 제조방법 | |
| US4494304A (en) | Forming chan-stops by selectively implanting impurity ions through field-oxide layer during later stage of MOS-device fabrication | |
| JPS61145868A (ja) | 半導体装置の製造方法 | |
| EP0197454B1 (en) | Method for making semiconductor devices comprising insulating regions | |
| US5879997A (en) | Method for forming self aligned polysilicon contact | |
| JPH098135A (ja) | 半導体装置の製造方法 | |
| JPS6160577B2 (enrdf_load_stackoverflow) | ||
| JPH05291180A (ja) | 半導体集積回路装置の製造方法 | |
| JP2968078B2 (ja) | Ｍｏｓトランジスタの製造方法 | |
| JPS6197967A (ja) | 半導体装置およびその製造方法 | |
| JPS62285468A (ja) | Ｌｄｄ電界効果トランジスタの製造方法 | |
| JPH11163163A (ja) | 半導体装置の製造方法 | |
| JPH058571B2 (enrdf_load_stackoverflow) | ||
| JP2968548B2 (ja) | 半導体装置及びその製造方法 | |
| JP3380069B2 (ja) | Ｍｏｓ半導体装置の製造方法 | |
| JPS628028B2 (enrdf_load_stackoverflow) | ||
| KR950008259B1 (ko) | 반도체 소자의 엘디디(ldd) 제조 방법 | |
| JPH023306B2 (enrdf_load_stackoverflow) | ||
| JPH07211783A (ja) | 半導体装置の製造方法 | |
| JPS63129664A (ja) | 半導体装置の製造方法 | |
| JP3848782B2 (ja) | 半導体装置の製造方法 | |
| KR100228274B1 (ko) | 반도체장치의 제조방법 | |
| KR100213245B1 (ko) | 반도체 장치의 소자 분리 방법 | |
| JPS6346774A (ja) | 半導体装置の製造方法 | |
| JPS61251164A (ja) | Ｂｉ−ＭＩＳ集積回路の製造方法 |