JPH023306B2 - - Google Patents
Info
- Publication number
- JPH023306B2 JPH023306B2 JP57012832A JP1283282A JPH023306B2 JP H023306 B2 JPH023306 B2 JP H023306B2 JP 57012832 A JP57012832 A JP 57012832A JP 1283282 A JP1283282 A JP 1283282A JP H023306 B2 JPH023306 B2 JP H023306B2
- Authority
- JP
- Japan
- Prior art keywords
- material layer
- oxidation
- oxide film
- mask
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/858—Complementary IGFETs, e.g. CMOS comprising a P-type well but not an N-type well
Landscapes
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57012832A JPS58131761A (ja) | 1982-01-29 | 1982-01-29 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57012832A JPS58131761A (ja) | 1982-01-29 | 1982-01-29 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58131761A JPS58131761A (ja) | 1983-08-05 |
JPH023306B2 true JPH023306B2 (enrdf_load_stackoverflow) | 1990-01-23 |
Family
ID=11816345
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57012832A Granted JPS58131761A (ja) | 1982-01-29 | 1982-01-29 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58131761A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2770576B2 (ja) * | 1991-01-25 | 1998-07-02 | 日本電気株式会社 | 半導体装置の製造方法 |
JPH0518435U (ja) * | 1991-08-13 | 1993-03-09 | 象印マホービン株式会社 | 真空二重容器 |
JP3298780B2 (ja) * | 1995-08-30 | 2002-07-08 | アルプス電気株式会社 | サーマルヘッドおよびサーマルヘッドの製造方法 |
-
1982
- 1982-01-29 JP JP57012832A patent/JPS58131761A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58131761A (ja) | 1983-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4459325A (en) | Semiconductor device and method for manufacturing the same | |
US4463493A (en) | Method for making mask aligned narrow isolation grooves for a semiconductor device | |
JPH0691201B2 (ja) | Cmos半導体装置の製造方法 | |
US4808555A (en) | Multiple step formation of conductive material layers | |
JPH0348459A (ja) | 半導体装置及びその製造方法 | |
JP3165118B2 (ja) | 半導体装置 | |
JPS61242064A (ja) | 相補型半導体装置の製造方法 | |
US4481705A (en) | Process for doping field isolation regions in CMOS integrated circuits | |
JPH07120705B2 (ja) | 素子間分離領域を有する半導体装置の製造方法 | |
JPH023306B2 (enrdf_load_stackoverflow) | ||
JPH1027854A (ja) | 半導体装置及びその製造方法 | |
JP2995931B2 (ja) | 半導体装置の製造方法 | |
JPS628028B2 (enrdf_load_stackoverflow) | ||
US5391509A (en) | Method of manufacturing a semiconductor device forming a high concentration impurity region through a CVD insulating film | |
JP3060948B2 (ja) | 半導体装置の製造方法 | |
JPS628029B2 (enrdf_load_stackoverflow) | ||
JP3521921B2 (ja) | 半導体装置の製造方法 | |
JP2890550B2 (ja) | 半導体装置の製造方法 | |
JPH02189965A (ja) | 半導体装置の製造方法 | |
JPS6211789B2 (enrdf_load_stackoverflow) | ||
JPH0774242A (ja) | 半導体装置及びその製造方法 | |
KR100250688B1 (ko) | 자기 정합된 연결패드 형성방법 | |
JPS628026B2 (enrdf_load_stackoverflow) | ||
JPS60226169A (ja) | 半導体装置の製造方法 | |
JPH06196553A (ja) | 半導体装置 |