JPS615641A - フレ−ム同期制御方式 - Google Patents

フレ−ム同期制御方式

Info

Publication number
JPS615641A
JPS615641A JP59125388A JP12538884A JPS615641A JP S615641 A JPS615641 A JP S615641A JP 59125388 A JP59125388 A JP 59125388A JP 12538884 A JP12538884 A JP 12538884A JP S615641 A JPS615641 A JP S615641A
Authority
JP
Japan
Prior art keywords
frame
order group
circuit
signal
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59125388A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0244424B2 (enExample
Inventor
Masayuki Goto
後藤　昌之
Koji Nishizaki
西崎　浩二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59125388A priority Critical patent/JPS615641A/ja
Publication of JPS615641A publication Critical patent/JPS615641A/ja
Publication of JPH0244424B2 publication Critical patent/JPH0244424B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59125388A 1984-06-20 1984-06-20 フレ−ム同期制御方式 Granted JPS615641A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59125388A JPS615641A (ja) 1984-06-20 1984-06-20 フレ−ム同期制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59125388A JPS615641A (ja) 1984-06-20 1984-06-20 フレ−ム同期制御方式

Publications (2)

Publication Number Publication Date
JPS615641A true JPS615641A (ja) 1986-01-11
JPH0244424B2 JPH0244424B2 (enExample) 1990-10-03

Family

ID=14908897

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59125388A Granted JPS615641A (ja) 1984-06-20 1984-06-20 フレ−ム同期制御方式

Country Status (1)

Country Link
JP (1) JPS615641A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0287733A (ja) * 1988-09-26 1990-03-28 Nec Corp フレーム同期方法
JPH02230831A (ja) * 1989-03-03 1990-09-13 Fujitsu Ltd 同期検出回路
US6016235A (en) * 1994-01-17 2000-01-18 Funai Electric Company Co., Ltd. Tape recorder and play-back device having upper and lower ring gears

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0287733A (ja) * 1988-09-26 1990-03-28 Nec Corp フレーム同期方法
JPH02230831A (ja) * 1989-03-03 1990-09-13 Fujitsu Ltd 同期検出回路
US6016235A (en) * 1994-01-17 2000-01-18 Funai Electric Company Co., Ltd. Tape recorder and play-back device having upper and lower ring gears

Also Published As

Publication number Publication date
JPH0244424B2 (enExample) 1990-10-03

Similar Documents

Publication Publication Date Title
EP0346896B1 (en) A parallel-to-serial converter
JPH0828691B2 (ja) フレーム同期方式
US5442636A (en) Circuit and method for alignment of digital information packets
US11695398B2 (en) Fixed time-delay circuit of high-speed interface
JP2744690B2 (ja) フレーム同期回路
JPS615641A (ja) フレ−ム同期制御方式
JPH0748725B2 (ja) フレーム同期回路
JPS61140241A (ja) フレ−ム同期復帰方式
JPS62155641A (ja) フレ−ム同期回路
JP2621668B2 (ja) フレーム同期回路
JP2527005B2 (ja) フレ―ム同期方法
KR100204062B1 (ko) 저속 데이타 프레임 위상 정렬기
JPS62269432A (ja) 並列動作型フレ−ム同期回路
JP2948894B2 (ja) フレーム同期回路
JPS6125340A (ja) 速度変換回路
JP2892823B2 (ja) 符号誤り測定装置及びその測定方法
JPH0429429A (ja) 時分割多重伝送装置のチャンネル識別方法
JP2872036B2 (ja) 速度変換装置
JPS63245033A (ja) 高速フレ−ム同期方式
JPH01196931A (ja) 同期検出回路
JPH02186850A (ja) フレーム同期回路
JPH01138831A (ja) フレーム同期回路
JPH0746143A (ja) 並列直列変換回路の動作制御方式及び直列並列変換回路の動作制御方式
JPS62137930A (ja) フレ−ムカウンタ
JPH04114527A (ja) 時分割多重分離回路