JPS6149715B2 - - Google Patents
Info
- Publication number
- JPS6149715B2 JPS6149715B2 JP56185018A JP18501881A JPS6149715B2 JP S6149715 B2 JPS6149715 B2 JP S6149715B2 JP 56185018 A JP56185018 A JP 56185018A JP 18501881 A JP18501881 A JP 18501881A JP S6149715 B2 JPS6149715 B2 JP S6149715B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- absolute value
- digital
- positive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56185018A JPS5886637A (ja) | 1981-11-18 | 1981-11-18 | デイジタル混合回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56185018A JPS5886637A (ja) | 1981-11-18 | 1981-11-18 | デイジタル混合回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5886637A JPS5886637A (ja) | 1983-05-24 |
JPS6149715B2 true JPS6149715B2 (enrdf_load_stackoverflow) | 1986-10-30 |
Family
ID=16163324
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56185018A Granted JPS5886637A (ja) | 1981-11-18 | 1981-11-18 | デイジタル混合回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5886637A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06100961B2 (ja) * | 1988-04-18 | 1994-12-12 | 富士通テン株式会社 | デジタル信号処理プロセッサ |
-
1981
- 1981-11-18 JP JP56185018A patent/JPS5886637A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5886637A (ja) | 1983-05-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5226003A (en) | Multi-path multiplier | |
JPS6149715B2 (enrdf_load_stackoverflow) | ||
JP2503854B2 (ja) | 混合回路 | |
US5870322A (en) | Multiplier to selectively perform unsigned magnitude multiplication or signed magnitude multiplication | |
JP2938115B2 (ja) | 色信号変換回路 | |
JP2574803B2 (ja) | カラ−テレビジョン信号の雑音軽減回路 | |
KR0154792B1 (ko) | 비트 시리얼 기법을 이용한 미분기 | |
JPS61289425A (ja) | 乗算回路 | |
JPS63220484A (ja) | デイジタル信号処理装置 | |
JPH0397336A (ja) | 複素乗算器 | |
JP2001092810A (ja) | 複素乗算器および複素相関器 | |
JPS63298627A (ja) | 乗算回路 | |
JPH0636579B2 (ja) | スーパープロセッサ装置 | |
JPH0619686A (ja) | 乗算回路及び乗算回路を有する画像処理装置 | |
JPH05224891A (ja) | 演算回路 | |
JP3801368B2 (ja) | ディジタル・トランスバーサル・フィルタ | |
JPH05250400A (ja) | 差分絶対値演算回路 | |
JPS60114019A (ja) | デイジタルフイルタ | |
JPS63200609A (ja) | ヒルベルト変換器 | |
JPH0449708A (ja) | Firフィルタ回路 | |
JPS55119739A (en) | Binary-decimal conversion system | |
JPS61239363A (ja) | 複素乗算器 | |
JPS62262509A (ja) | デイジタルフイルタ回路 | |
JPH03263910A (ja) | Iirフィルタ | |
JPS5990419A (ja) | 2次のデイジタル全域通過回路 |