JPS5886637A - デイジタル混合回路 - Google Patents

デイジタル混合回路

Info

Publication number
JPS5886637A
JPS5886637A JP56185018A JP18501881A JPS5886637A JP S5886637 A JPS5886637 A JP S5886637A JP 56185018 A JP56185018 A JP 56185018A JP 18501881 A JP18501881 A JP 18501881A JP S5886637 A JPS5886637 A JP S5886637A
Authority
JP
Japan
Prior art keywords
signal
input
circuit
positive
mixing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56185018A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6149715B2 (enrdf_load_stackoverflow
Inventor
Toshiro Watanabe
渡辺　俊郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56185018A priority Critical patent/JPS5886637A/ja
Publication of JPS5886637A publication Critical patent/JPS5886637A/ja
Publication of JPS6149715B2 publication Critical patent/JPS6149715B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Complex Calculations (AREA)
JP56185018A 1981-11-18 1981-11-18 デイジタル混合回路 Granted JPS5886637A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56185018A JPS5886637A (ja) 1981-11-18 1981-11-18 デイジタル混合回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56185018A JPS5886637A (ja) 1981-11-18 1981-11-18 デイジタル混合回路

Publications (2)

Publication Number Publication Date
JPS5886637A true JPS5886637A (ja) 1983-05-24
JPS6149715B2 JPS6149715B2 (enrdf_load_stackoverflow) 1986-10-30

Family

ID=16163324

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56185018A Granted JPS5886637A (ja) 1981-11-18 1981-11-18 デイジタル混合回路

Country Status (1)

Country Link
JP (1) JPS5886637A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148161A (en) * 1988-04-18 1992-09-15 Fujitsu Ten Limited Digital signal processor for fixed and floating point data

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148161A (en) * 1988-04-18 1992-09-15 Fujitsu Ten Limited Digital signal processor for fixed and floating point data

Also Published As

Publication number Publication date
JPS6149715B2 (enrdf_load_stackoverflow) 1986-10-30

Similar Documents

Publication Publication Date Title
GB2314649A (en) Exponentiation Circuit Utilizing Shift Means and Method of Using Same
EP0181516A3 (en) Data processing apparatus having efficient min and max functions
JPS6395533A (ja) 論理回路
JP3345894B2 (ja) 浮動小数点乗算器
JPS5886637A (ja) デイジタル混合回路
JPH06237474A (ja) 混合回路
GB898806A (en) Multiplication system
JPS63187366A (ja) 移動平均演算装置
JPH0720253B2 (ja) 色差信号切り替え回路
SU959068A1 (ru) Устройство дл умножени по модулю
JPS56110362A (en) Circuit conversion system
KR100362186B1 (ko) 멀티플렉서를이용한직렬부스승산기
SU1107325A1 (ru) Демодул тор дискретных сигналов с фазоразностной модул цией
JPS5734248A (en) Relay operating system in digital differential analyzer
JPS57125442A (en) Dividing device
JPS5560375A (en) Equalization system for facsimile signal
JPS56135240A (en) Multiplying circuit
JPS63100536A (ja) 加算回路
JPS57118461A (en) Signal detecting circuit
KR19980040058A (ko) 제곱장치 및 방법
JPS57114941A (en) Multiplication circuit
JPS60245046A (ja) ロジカルシフト演算回路
KR980004013A (ko) 곱 합 연산 처리 방법 및 장치
JPH04246722A (ja) 加減算器
JPS60246437A (ja) 除算回路