JPS61292928A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS61292928A
JPS61292928A JP60134012A JP13401285A JPS61292928A JP S61292928 A JPS61292928 A JP S61292928A JP 60134012 A JP60134012 A JP 60134012A JP 13401285 A JP13401285 A JP 13401285A JP S61292928 A JPS61292928 A JP S61292928A
Authority
JP
Japan
Prior art keywords
lead
gold plating
tab
semiconductor chip
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60134012A
Other languages
English (en)
Inventor
Susumu Okikawa
進 沖川
Hiroshi Mikino
三木野 博
Hiromichi Suzuki
博通 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60134012A priority Critical patent/JPS61292928A/ja
Publication of JPS61292928A publication Critical patent/JPS61292928A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48844Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔技術分野〕 本発明は、半導体装置に係り、特に、ポールボンディン
グ技術に適用して有効な技術に関するものである。
〔背景技術〕
近年、半導体装置において、金ボールボンディングに用
いられる金ワイヤが高価であるため、銅(Cu)ワイヤ
でポールボンディング(以下、鋼ボールボンディングと
いう)を行なう技術が研究開発されている。
銅ボールボンディングでは、半導体チップ側のボンディ
ングについては水素(H2)+アルゴン(Ar)ガス等
の還元雰囲気中でポール形成を行なうためボンダビリテ
ィ(B ondability)は問題ないが、しかし
、リード側のボンディングが、例えば、250〜300
℃のような高温度で行なわれると。
それに応じて銅ワイヤ表面が酸化し、ボンダビリティが
悪くなるという問題があった。リード材として銅系材料
が使用される場合、リード表面もまたボンディングの際
の加熱により酸化され、同様にボンダビリティが悪くな
る。
前記銅ポールボンディング技術については、日経マグロ
ウヒル社発行「日経エレクトロニクス」、1984年6
月11日号、no2、p78に記載されている。
〔発明の目的〕
本発明の目的は、銅ボールボンディング技術において、
ボンダビリティを向上させると共にコストを低減させる
ことが可能な技術を提供することにある。
本発明の前記ならびにその他の目的と新規な特徴は、本
明細書の記述及び添付図面によって明らかになるであろ
う。
〔発明の概要〕
本願において開示される発明のうち、代表的なものの概
要を説明すれば、下記のとおりである。
すなわち、半導体チップをタブに銀ペーストで接着し、
各リードの封止部側の先端部のみに所定の厚さの金メッ
キ層を施し、該各リードの金メッキ層の部分と半導体チ
ップとを銅ワイヤでポールボンディングして一気的機械
的に接続したことにより、ボンダビリティの向上をはか
ると共にコストの低減をはかったものである。
以下、本発明の構成について、実施例とともに説明する
なお、全回において、同一の機能を有するものは同一の
符号を付け、その繰り返しの説明は省略する。
〔実施例〕
第1図乃至第4図は、本発明をリードフレームを用いた
半導体装置に適用した一実施例の構成を説明するための
図であり、第1図は、その半導体装置のタブ上に半導体
チップを塔載し、銅ワイヤでボールボンディングを行な
った状態の要部の構成を示す断面図、第2図は、その半
導体装置のリードフレームの要部の構成を示す平面図、
第3図及び第4図は、第1図の1−1切断線における断
面図である。
本実施例Iの半導体装置は、第1図に示すように、半導
体チップ1をタブ2の上に銀ペースト3で接着し、リー
ド4のそれぞれの封止部側の先端部のみに所定の厚さの
金メッキ層5を形成し、各々リード4の金メッキ層5の
部分と半導体チップ1とを銅ワイヤ6でボールボンディ
ングすることにより電気的に接続したものである。前記
各々のリード4の金メッキ層5の部分は、タブ2を囲ん
だドーナツ状に配置されている。また、前記タブ2及び
リード4は1例えば、鋼材又は42アロイ(Alloy
)を用いる。タブ2及びリード4の材料として銅を用い
た場合には、第3図に示すように。
銅リード4Aの上にアニール処理又はニッケル(Ni)
等の軟質下地ya7を施し、その上に金フラッシュメッ
キ法により、はぼ0.1μ曹の膜厚の薄い金メッキ層5
を形成する。前記銅リード4の上にアニール処理又は軟
質下地のニッケル(Ni)7を施す理由は、銅と金とが
合金化しないように防止するためである。また、427
0イを用いた場合は、第4図に示すように、42アロイ
リード4Bの上に直接会フラッシュメッキ法により、は
ぼ0.1μmの膜厚の薄い金メッキ層5を形成する。
そして、これらの形成された金メッキ層5と銅ワイヤ6
とを超音波ボンディング装置でボンディングして両者を
電気的機械的に接続する。
このように、タブ2の上に銀ペースト3で半導体チップ
1をペレット付けし、各々のリード4のタブ2を囲んだ
ドーナツ状に配置される位置の上に、金フラッシュメッ
キ法でほぼ9.1μmの薄い金メッキ層5を形成し、こ
の金メッキ、l’W5の部分と半導体チップ1とを銅ワ
イヤ6でボールボンディングして電気的に接続したこと
により、リード4側でのポールボンデングを行なう際に
、金メッキM5は高温度においても酸化されないので、
ボンダビリティを向上させることができる。また、半導
体チップ1を銀ペースト3でペレット付けを行なうこと
により、タブ2の上には金メッキ層5を施す必要がなく
、Mワイヤ6でボンディングするので、金の量を低減す
ることができる。これにより、コストを低減させること
ができる。
以上、本発明を実施例にもとずき具体的に説明したが、
本発明は、前記実施例に限定されるものではなく、その
要旨を逸脱しない範囲において種々変更可能であること
はいうまでもない。
〔効果〕
以上説明したように、本願で開示した新規な技術、によ
れば、半導体チップをタブ上に銀ベーストで接着し、各
リードの封止部側の先端部のみに所定の厚さの金メッキ
層を形成し、該各リードの金メッキ層の部分と半導体チ
ップとを鋼ワイヤでボールボンディングして電気的機械
的に接続したことにより、リード側でのポールボンデン
グを行なう際に、金メッキ層は高温度においても酸化さ
れないので、ボンダビリティを向上させることができる
。また、半導体チップを銀ペーストでペレット付けを行
なうことにより、タブの上には金メッキ層を施す必要が
なく、銅ワイヤでボンディングするようにしたので、金
の量を低減することができる。これによってコストを低
減させることができる。
【図面の簡単な説明】
第1図乃至第4図は、本発明をリードフレームを用いた
半導体装置に適用した一実施例の構成を説明するための
図であり、 第1図は、その半導体装置のタブ上に半導体チップを塔
載し、銅ワイヤでポールボンデングをrなった状態の要
部の構成を示す断面図。 第2図は、その半導体装置のリードフレームの要部の構
成を示す平面図、 第3図及び第4図は、第1図の1−1切断線における断
面図である。 図中、1・・・半導体チップ、2・・・タブ、3・・・
銀ペースト、4・・・リード、5・・・金メッキ、6・
・・銅ワイヤ、7・・・軟質下地層である。

Claims (1)

  1. 【特許請求の範囲】 1、各リードの封止部側の先端部のみに所定の厚さの金
    メッキ層を施してなり、該各リードの金メッキ層の部分
    と半導体チップとをボンデング技術によって結合された
    銅ワイヤによって電気的機械的に接続したことを特徴と
    する半導体装置。 2、前記各リードの金メッキ層の部分は、タブを囲んだ
    ドーナツ状に配置されていることを特徴とする特許請求
    の範囲第1項記載の半導体装置。 3、前記各リードは、銅又は42アロイからなっている
    ことを特徴とする特許請求の範囲第1項の半導体装置。
JP60134012A 1985-06-21 1985-06-21 半導体装置 Pending JPS61292928A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60134012A JPS61292928A (ja) 1985-06-21 1985-06-21 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60134012A JPS61292928A (ja) 1985-06-21 1985-06-21 半導体装置

Publications (1)

Publication Number Publication Date
JPS61292928A true JPS61292928A (ja) 1986-12-23

Family

ID=15118311

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60134012A Pending JPS61292928A (ja) 1985-06-21 1985-06-21 半導体装置

Country Status (1)

Country Link
JP (1) JPS61292928A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09172130A (ja) * 1995-12-20 1997-06-30 Nec Corp 樹脂封止型半導体装置
JP2009231322A (ja) * 2008-03-19 2009-10-08 Renesas Technology Corp 半導体装置の製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09172130A (ja) * 1995-12-20 1997-06-30 Nec Corp 樹脂封止型半導体装置
JP2009231322A (ja) * 2008-03-19 2009-10-08 Renesas Technology Corp 半導体装置の製造方法

Similar Documents

Publication Publication Date Title
US20150348944A1 (en) Semiconductor device and a method of manufacturing the same
JP2002299540A (ja) 半導体装置およびその製造方法
TW200304209A (en) Semiconductor package having oxidation-free copper wire
JPS6148543A (ja) 半導体素子結線用銅合金線
JP3470111B2 (ja) 樹脂封止型半導体装置の製造方法
JPS61292928A (ja) 半導体装置
JPS61140160A (ja) 半導体用リ−ドフレ−ム
JPS60241241A (ja) 半導体装置
JPS6143438A (ja) 半導体装置
JPS62150836A (ja) 半導体装置
JPS61242051A (ja) 半導体装置
JPS59181040A (ja) 半導体装置の製造方法
JP2806168B2 (ja) 樹脂封止型半導体装置
JPH08115941A (ja) 半導体装置
JPS59201447A (ja) 半導体装置
JP2664232B2 (ja) 樹脂封止型半導体装置
JP2006216993A (ja) 樹脂封止型半導体装置
JPH0228260B2 (ja)
JPS62105457A (ja) 半導体装置
JPS63168031A (ja) 半導体装置
JPS60119765A (ja) 樹脂封止型半導体装置およびそれに用いるリ−ドフレ−ム
JP2001007271A (ja) 半導体装置及びその製造方法
JPS5979539A (ja) 半導体装置
JPS59107553A (ja) 半導体装置のワイヤ−ボンデイング方法
JPS6049657A (ja) 半導体装置