JPS6113629B2 - - Google Patents
Info
- Publication number
- JPS6113629B2 JPS6113629B2 JP10578080A JP10578080A JPS6113629B2 JP S6113629 B2 JPS6113629 B2 JP S6113629B2 JP 10578080 A JP10578080 A JP 10578080A JP 10578080 A JP10578080 A JP 10578080A JP S6113629 B2 JPS6113629 B2 JP S6113629B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- memory
- address
- interrupt
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10578080A JPS5731072A (en) | 1980-07-31 | 1980-07-31 | Multiprocessor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10578080A JPS5731072A (en) | 1980-07-31 | 1980-07-31 | Multiprocessor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5731072A JPS5731072A (en) | 1982-02-19 |
JPS6113629B2 true JPS6113629B2 (enrdf_load_stackoverflow) | 1986-04-14 |
Family
ID=14416657
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10578080A Granted JPS5731072A (en) | 1980-07-31 | 1980-07-31 | Multiprocessor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5731072A (enrdf_load_stackoverflow) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58182776A (ja) * | 1982-04-20 | 1983-10-25 | Yokogawa Hokushin Electric Corp | Cpuのインタ−フエ−ス |
JPS6043770A (ja) * | 1983-08-19 | 1985-03-08 | Fujitsu Ltd | サブ・プロセツサ・ユニツト通信方式 |
JPS6055465A (ja) * | 1983-09-06 | 1985-03-30 | Nec Corp | マルチプロセツサシステム |
JPS6073766A (ja) * | 1983-09-29 | 1985-04-25 | Meidensha Electric Mfg Co Ltd | Cpu間の情報交換装置 |
JPS60181959A (ja) * | 1984-02-29 | 1985-09-17 | Toshiba Corp | マルチプロセツサシステム |
JPS60229162A (ja) * | 1984-04-27 | 1985-11-14 | Hitachi Ltd | 多重処理装置の制御方式 |
JPS634363A (ja) * | 1986-06-25 | 1988-01-09 | Matsushita Electric Ind Co Ltd | マルチcpu装置 |
JPS6364145A (ja) * | 1986-09-04 | 1988-03-22 | Matsushita Commun Ind Co Ltd | デ−タ入力装置 |
JPS63292362A (ja) * | 1987-05-26 | 1988-11-29 | Fujitsu Ltd | システム間通信制御方式 |
JPS62295165A (ja) * | 1987-05-29 | 1987-12-22 | Nec Corp | マルチポ−トram |
WO1988010469A1 (en) * | 1987-06-18 | 1988-12-29 | Unisys Corporation | Intercomputer communication control apparatus and method |
-
1980
- 1980-07-31 JP JP10578080A patent/JPS5731072A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5731072A (en) | 1982-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7007126B2 (en) | Accessing a primary bus messaging unit from a secondary bus through a PCI bridge | |
JPS6113629B2 (enrdf_load_stackoverflow) | ||
US4814977A (en) | Apparatus and method for direct memory to peripheral and peripheral to memory data transfers | |
JPS6319058A (ja) | メモリ装置 | |
JPH0522939B2 (enrdf_load_stackoverflow) | ||
JPS6113628B2 (enrdf_load_stackoverflow) | ||
JPS6061859A (ja) | マイクロコンピュ−タのデ−タ通信方式 | |
JPH01243146A (ja) | 共用メモリアクセス方式 | |
JP2821176B2 (ja) | 情報処理装置 | |
JPH04357548A (ja) | マルチプロセッサ | |
JPH0214741B2 (enrdf_load_stackoverflow) | ||
JPH02162456A (ja) | マイクロプロセッサ | |
JPH01258169A (ja) | 共有メモリアドレス指定方式 | |
JPS61101864A (ja) | プログラム制御方式 | |
JPH03147046A (ja) | データ処理装置 | |
JPH01261768A (ja) | データ通信方式 | |
JPH04255062A (ja) | プロセッサ間通信方式 | |
JPS63104156A (ja) | 情報処理装置 | |
JPH0433060B2 (enrdf_load_stackoverflow) | ||
JPS6326744A (ja) | マイクロプロセツサにおけるメモリバンク切り換え回路 | |
JPS6121541A (ja) | 記憶回路 | |
JPS58114257A (ja) | 情報処理装置におけるプログラムメモリアクセス方式 | |
JPH0293971A (ja) | メモリアクセス回路 | |
JPH03142544A (ja) | メモリのアクセス方式 | |
JPS63128464A (ja) | プロセツサ回路 |