JPS61123160A - 半導体装置パツケ−ジのピン溶接法 - Google Patents

半導体装置パツケ−ジのピン溶接法

Info

Publication number
JPS61123160A
JPS61123160A JP59243306A JP24330684A JPS61123160A JP S61123160 A JPS61123160 A JP S61123160A JP 59243306 A JP59243306 A JP 59243306A JP 24330684 A JP24330684 A JP 24330684A JP S61123160 A JPS61123160 A JP S61123160A
Authority
JP
Japan
Prior art keywords
package
pin
electrode pad
welding
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59243306A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0478184B2 (https=
Inventor
Shigeki Harada
茂樹 原田
Kiyoshi Muratake
村竹　清
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59243306A priority Critical patent/JPS61123160A/ja
Publication of JPS61123160A publication Critical patent/JPS61123160A/ja
Publication of JPH0478184B2 publication Critical patent/JPH0478184B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP59243306A 1984-11-20 1984-11-20 半導体装置パツケ−ジのピン溶接法 Granted JPS61123160A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59243306A JPS61123160A (ja) 1984-11-20 1984-11-20 半導体装置パツケ−ジのピン溶接法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59243306A JPS61123160A (ja) 1984-11-20 1984-11-20 半導体装置パツケ−ジのピン溶接法

Publications (2)

Publication Number Publication Date
JPS61123160A true JPS61123160A (ja) 1986-06-11
JPH0478184B2 JPH0478184B2 (https=) 1992-12-10

Family

ID=17101869

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59243306A Granted JPS61123160A (ja) 1984-11-20 1984-11-20 半導体装置パツケ−ジのピン溶接法

Country Status (1)

Country Link
JP (1) JPS61123160A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4970570A (en) * 1986-10-28 1990-11-13 International Business Machines Corporation Use of tapered head pin design to improve the stress distribution in the braze joint

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5466467A (en) * 1977-11-04 1979-05-29 Hitachi Ltd Method of connecting parts to printed circuit substrate

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5466467A (en) * 1977-11-04 1979-05-29 Hitachi Ltd Method of connecting parts to printed circuit substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4970570A (en) * 1986-10-28 1990-11-13 International Business Machines Corporation Use of tapered head pin design to improve the stress distribution in the braze joint

Also Published As

Publication number Publication date
JPH0478184B2 (https=) 1992-12-10

Similar Documents

Publication Publication Date Title
JPS61123160A (ja) 半導体装置パツケ−ジのピン溶接法
JPH0516950B2 (https=)
JPS60194543A (ja) バンプ電極形成方法
JP3887993B2 (ja) Ｉｃチップと回路基板との接続方法
JP4229544B2 (ja) ガスセンサ及びその製造方法
JP3180628B2 (ja) バンプ付ワークの製造方法
KR100479243B1 (ko) 전기도금된리드를가진반도체장치의제조방법
DE19818436A1 (de) Lötvorrichtung, Lötverfahren unter Verwendung derselben und durch die Vorrichtung und das Verfahren hergestellte Halbleitereinrichtung
JPS62166548A (ja) 半田バンプ形成方法
JPH0142353Y2 (https=)
JPH0158866B2 (https=)
JP2903711B2 (ja) フラットパッケージの予備半田方法
JPH01227458A (ja) バンプ電極形成方法
JPS61287138A (ja) 半導体装置
JPH0529402A (ja) 電子部品のリード線接続方法
CN113161303A (zh) 系统级封装方法及结构
JPH10256310A (ja) 半導体装置及び半導体装置の製造方法
JPH02109339A (ja) 電極付半導体チップ及びその実装方法
JPH11340373A (ja) 薄小型樹脂封止パッケージ
KR100747392B1 (ko) 금도금 빔리드를 반도체 소자에 접합하는 방법
JPS6037137A (ja) 半導体チツプ実装体の製造方法
JPS5824940B2 (ja) ハンドウタイソシノジツソウホウホウ
JPH04268739A (ja) 半導体装置の製造方法
JPS62207897A (ja) 超硬合金チツプ
JPH0831977A (ja) 半導体装置の製造方法