JPS605552A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS605552A JPS605552A JP58112729A JP11272983A JPS605552A JP S605552 A JPS605552 A JP S605552A JP 58112729 A JP58112729 A JP 58112729A JP 11272983 A JP11272983 A JP 11272983A JP S605552 A JPS605552 A JP S605552A
- Authority
- JP
- Japan
- Prior art keywords
- emitter
- walled
- walled structure
- electrode
- collector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D48/00—Individual devices not covered by groups H10D1/00 - H10D44/00
- H10D48/30—Devices controlled by electric currents or voltages
- H10D48/32—Devices controlled by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H10D48/34—Bipolar devices
- H10D48/345—Bipolar transistors having ohmic electrodes on emitter-like, base-like, and collector-like regions
Landscapes
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58112729A JPS605552A (ja) | 1983-06-24 | 1983-06-24 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58112729A JPS605552A (ja) | 1983-06-24 | 1983-06-24 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS605552A true JPS605552A (ja) | 1985-01-12 |
| JPH0462180B2 JPH0462180B2 (enExample) | 1992-10-05 |
Family
ID=14594075
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58112729A Granted JPS605552A (ja) | 1983-06-24 | 1983-06-24 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS605552A (enExample) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5681969A (en) * | 1979-12-08 | 1981-07-04 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Manufacture of semiconductor device |
-
1983
- 1983-06-24 JP JP58112729A patent/JPS605552A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5681969A (en) * | 1979-12-08 | 1981-07-04 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Manufacture of semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0462180B2 (enExample) | 1992-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4049476A (en) | Method of manufacturing a semiconductor integrated circuit device which includes at least one V-groove jfet and one bipolar transistor | |
| JPS605552A (ja) | 半導体装置 | |
| US6078095A (en) | Power transistor including a plurality of unit transistors | |
| JPH056965A (ja) | 半導体集積回路及びその製造方法 | |
| JPS58207677A (ja) | ペアmosトランジスタの製造方法 | |
| KR0161844B1 (ko) | 선택적 산화를 이용한 폴리실리콘의 식각방법 | |
| JPS62252939A (ja) | 半導体装置のマスク合わせ用マ−ク | |
| JPS6256666B2 (enExample) | ||
| JPS593859B2 (ja) | 半導体装置の製造方法 | |
| JPS59113658A (ja) | バイポ−ラ半導体装置 | |
| JPS55111172A (en) | Nonvolatile semiconductor memory device | |
| JPH01202855A (ja) | 半導体集積回路の製造方法 | |
| JPH0575035A (ja) | 半導体集積回路装置およびその製造方法 | |
| JPS5936429B2 (ja) | ハンドウタイソウチ | |
| JPS61172369A (ja) | 半導体装置の製造方法 | |
| JPS60223160A (ja) | バイポ−ラトランジスタの製造方法 | |
| JPS6188562A (ja) | トランジスタ | |
| JPS61127168A (ja) | 半導体装置とその製造方法 | |
| JPS59232458A (ja) | 半導体装置の製造法 | |
| JPS6395663A (ja) | 半導体装置 | |
| JPH0587187B2 (enExample) | ||
| JPH06151786A (ja) | マスタースライス方式集積回路装置 | |
| JPH01170042A (ja) | 半導体装置 | |
| JPS6235672A (ja) | ダ−リントントランジスタ | |
| JPS589359A (ja) | Mos集積回路 |