JPS60136155U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS60136155U
JPS60136155U JP1984021906U JP2190684U JPS60136155U JP S60136155 U JPS60136155 U JP S60136155U JP 1984021906 U JP1984021906 U JP 1984021906U JP 2190684 U JP2190684 U JP 2190684U JP S60136155 U JPS60136155 U JP S60136155U
Authority
JP
Japan
Prior art keywords
semiconductor equipment
semiconductor elements
semiconductor
potentials
insulating layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1984021906U
Other languages
English (en)
Inventor
弘 伊藤
天野 等
弘之 山本
Original Assignee
シャープ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シャープ株式会社 filed Critical シャープ株式会社
Priority to JP1984021906U priority Critical patent/JPS60136155U/ja
Publication of JPS60136155U publication Critical patent/JPS60136155U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第゛1図は本考案による半導体装置の第1実施例を示す
平面図、第2図はその断面図、第3図は第2実施例を示
す平面図、第4図はその断面図、第5図は第3実施例を
示す断面図である。 符号の説明、1:リードフレーム、3,4゜8:半導体
素子、5:絶縁層。

Claims (1)

    【実用新案登録請求の範囲】
  1. リードフレーム上に絶縁層を介して複数個の半導体素子
    をマウント・し、上記半導体素子のサブストレート電位
    を所望の異なる電位に設定することを特徴とする半導体
    装置。
JP1984021906U 1984-02-17 1984-02-17 半導体装置 Pending JPS60136155U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984021906U JPS60136155U (ja) 1984-02-17 1984-02-17 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984021906U JPS60136155U (ja) 1984-02-17 1984-02-17 半導体装置

Publications (1)

Publication Number Publication Date
JPS60136155U true JPS60136155U (ja) 1985-09-10

Family

ID=30513718

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984021906U Pending JPS60136155U (ja) 1984-02-17 1984-02-17 半導体装置

Country Status (1)

Country Link
JP (1) JPS60136155U (ja)

Similar Documents

Publication Publication Date Title
JPS60136155U (ja) 半導体装置
JPS60183439U (ja) 集積回路
JPS592159U (ja) トランジスタ装置
JPS6117751U (ja) テ−プキヤリア半導体装置
JPS60942U (ja) 半導体装置
JPS6094836U (ja) 半導体装置
JPS6052656U (ja) 回路基板
JPS594636U (ja) 半導体装置
JPS6142861U (ja) 半導体装置
JPS5954961U (ja) 半導体装置
JPS5812949U (ja) 半導体集積回路の多層配線構造
JPS58177944U (ja) 半導体装置
JPS6138954U (ja) 半導体装置
JPS60169860U (ja) 混成集積回路
JPS60163744U (ja) 半導体集積回路装置
JPS6115755U (ja) 抵抗体内蔵半導体装置
JPS5970339U (ja) 解析用パツドを有する集積回路装置
JPS6068649U (ja) 半導体集積回路装置
JPS6020159U (ja) 集積回路半導体装置
JPS6117737U (ja) 半導体装置
JPS6127255U (ja) ボンデイングパツドに表示を付けた半導体素子
JPS5881949U (ja) 集積回路基板
JPS5829875U (ja) 混成集積回路
JPS6127248U (ja) リ−ドフレ−ム
JPS58147278U (ja) 混成集積回路装置