JPS6138954U - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS6138954U JPS6138954U JP12202384U JP12202384U JPS6138954U JP S6138954 U JPS6138954 U JP S6138954U JP 12202384 U JP12202384 U JP 12202384U JP 12202384 U JP12202384 U JP 12202384U JP S6138954 U JPS6138954 U JP S6138954U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor equipment
- semiconductor
- semiconductor device
- stacked
- recorded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Wire Bonding (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
第1図は従来の半導体素子の実装状態を示す断面側面図
、第2図はこの考案の一実施例を示す半導体装置の断面
側面図、第3図はこの考案による半導体素子の上面図で
ある。 図中、1はフレーム、2,5は半導体素子、3は金属細
線、4はピン、6は穴、7はアルミ体、7aはパッド、
8は配線である。 なお、図中の同一符号は同一または相当部分を示す。
、第2図はこの考案の一実施例を示す半導体装置の断面
側面図、第3図はこの考案による半導体素子の上面図で
ある。 図中、1はフレーム、2,5は半導体素子、3は金属細
線、4はピン、6は穴、7はアルミ体、7aはパッド、
8は配線である。 なお、図中の同一符号は同一または相当部分を示す。
Claims (1)
- 表面に回路パターンが形成された半導体素子を所要数そ
れぞれ相互に電気的に接続させながら多層に積み重ねた
ことを特徴とする半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12202384U JPS6138954U (ja) | 1984-08-07 | 1984-08-07 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12202384U JPS6138954U (ja) | 1984-08-07 | 1984-08-07 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6138954U true JPS6138954U (ja) | 1986-03-11 |
Family
ID=30680794
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12202384U Pending JPS6138954U (ja) | 1984-08-07 | 1984-08-07 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6138954U (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01192890A (ja) * | 1988-01-22 | 1989-08-02 | Tsukumi Filter Kk | 製紙原料の洗滌濃縮装置 |
-
1984
- 1984-08-07 JP JP12202384U patent/JPS6138954U/ja active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01192890A (ja) * | 1988-01-22 | 1989-08-02 | Tsukumi Filter Kk | 製紙原料の洗滌濃縮装置 |
JPH0258398B2 (ja) * | 1988-01-22 | 1990-12-07 | Tsukumi Fuirutaa Kk |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6138954U (ja) | 半導体装置 | |
JPS58120662U (ja) | チツプキヤリヤ− | |
JPS6057154U (ja) | フレキシブルプリント板 | |
JPS62145367U (ja) | ||
JPS6416636U (ja) | ||
JPS59171350U (ja) | 半導体素子の実装構造 | |
JPS59176154U (ja) | 混成集積回路装置 | |
JPS6170938U (ja) | ||
JPS59107139U (ja) | 回路基板のicチップ実装構造 | |
JPS5869961U (ja) | 混成集積回路 | |
JPS5858328U (ja) | 電子部品 | |
JPS6192064U (ja) | ||
JPS6146769U (ja) | 電子回路形成チツプ搭載装置 | |
JPS6094836U (ja) | 半導体装置 | |
JPS6142861U (ja) | 半導体装置 | |
JPS5931266U (ja) | プリント配線板の接続端子 | |
JPS62140775U (ja) | ||
JPS58191661U (ja) | プリント板 | |
JPS6094861U (ja) | 印刷回路装置 | |
JPS59125862U (ja) | Hic基板塔載用の複合回路装置 | |
JPS59182943U (ja) | Ic用パツケ−ジ | |
JPS59189250U (ja) | 半導体素子の実装パツケ−ジ | |
JPS58120649U (ja) | 半導体装置 | |
JPS5846473U (ja) | 印刷配線パタ−ン | |
JPS594636U (ja) | 半導体装置 |