JPS60113636U - 半導体集積回路装置 - Google Patents

半導体集積回路装置

Info

Publication number
JPS60113636U
JPS60113636U JP1984000403U JP40384U JPS60113636U JP S60113636 U JPS60113636 U JP S60113636U JP 1984000403 U JP1984000403 U JP 1984000403U JP 40384 U JP40384 U JP 40384U JP S60113636 U JPS60113636 U JP S60113636U
Authority
JP
Japan
Prior art keywords
integrated circuit
semiconductor integrated
circuit device
bonding
metal wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1984000403U
Other languages
English (en)
Other versions
JPH023621Y2 (ja
Inventor
原島 信之
Original Assignee
日本電気アイシーマイコンシステム株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気アイシーマイコンシステム株式会社 filed Critical 日本電気アイシーマイコンシステム株式会社
Priority to JP1984000403U priority Critical patent/JPS60113636U/ja
Publication of JPS60113636U publication Critical patent/JPS60113636U/ja
Application granted granted Critical
Publication of JPH023621Y2 publication Critical patent/JPH023621Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/4813Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49112Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting a common bonding area on the semiconductor or solid-state body to different bonding areas outside the body, e.g. diverging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図a、 bは従来の代表的な容器基板の電極配置の
例を示す平面図である。第2図a、 bは第、 1図の
a、bのパッケージに合せたポンディングパッドをもつ
チップの平面図である。第3図a。 bは第2図a、 bのヴレットを第111a、bのそれ
ぞれ対応した容器に収納した場合の内部平面図である。 第4図a、 bのペレットを対応しない容器に収納した
場合の内部平面図である。第5図は本考案の一実施例を
示す平面図である。第6図は本考案の一実施例のペレッ
トを第1図a、 bそれぞれの容器に収納した場合の内
部平面図である。 101.101’、601・・・容器基板の電極、  
102.102’・・・チップ載置部、201,201
’、501・・・チップ、202,202’、502・
・・ボンディンググツド、301,301’、401.
401’、701,701’・・・金属細線、504・
・・配線層。

Claims (1)

    【実用新案登録請求の範囲】
  1. 同一の電極に接続されたボンディングバットを複数個有
    し、そのうちいずれかに金属細線がボンディングされて
    いる事を特徴とする半導体集積回路装置。
JP1984000403U 1984-01-06 1984-01-06 半導体集積回路装置 Granted JPS60113636U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1984000403U JPS60113636U (ja) 1984-01-06 1984-01-06 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1984000403U JPS60113636U (ja) 1984-01-06 1984-01-06 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS60113636U true JPS60113636U (ja) 1985-08-01
JPH023621Y2 JPH023621Y2 (ja) 1990-01-29

Family

ID=30472210

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1984000403U Granted JPS60113636U (ja) 1984-01-06 1984-01-06 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS60113636U (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63162534U (ja) * 1987-04-10 1988-10-24
JPH08236585A (ja) * 1995-02-28 1996-09-13 Nec Corp 半導体装置
JP2007052725A (ja) * 2005-08-19 2007-03-01 Nec Electronics Corp 半導体集積回路装置の設計装置および配線方法ならびにプログラム
JP2015173205A (ja) * 2014-03-12 2015-10-01 株式会社東芝 半導体装置及びワイヤボンディング装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63162534U (ja) * 1987-04-10 1988-10-24
JPH08236585A (ja) * 1995-02-28 1996-09-13 Nec Corp 半導体装置
JP2007052725A (ja) * 2005-08-19 2007-03-01 Nec Electronics Corp 半導体集積回路装置の設計装置および配線方法ならびにプログラム
JP2015173205A (ja) * 2014-03-12 2015-10-01 株式会社東芝 半導体装置及びワイヤボンディング装置

Also Published As

Publication number Publication date
JPH023621Y2 (ja) 1990-01-29

Similar Documents

Publication Publication Date Title
JPS5827935U (ja) 混成集積回路装置
JPS60113636U (ja) 半導体集積回路装置
JPS60163751U (ja) 半導体装置
JPS614430U (ja) 半導体装置
JPS587345U (ja) 半導体装置
JPS63187330U (ja)
JPS58184840U (ja) 半導体装置
JPS6076040U (ja) 半導体装置
JPS614436U (ja) 半導体装置用パツケ−ジ
JPS5856446U (ja) 樹脂封止半導体装置
JPS614435U (ja) 集積回路装置
JPS593547U (ja) 電子部品の封止構造
JPS59143051U (ja) 集積回路装置
JPS59109151U (ja) 樹脂封止型半導体装置
JPH0167743U (ja)
JPS6068654U (ja) 半導体装置
JPS60194338U (ja) 半導体装置
JPS5954944U (ja) 樹脂封止型半導体装置
JPS592155U (ja) 樹脂封止集積回路
JPS60125735U (ja) 多チツプ搭載混成集積回路
JPS59192862U (ja) 混成集積回路
JPS59180427U (ja) ハイブリツド集積回路装置
JPS5834739U (ja) 半導体装置
JPS5892739U (ja) 半導体装置
JPS60136147U (ja) 混成集積回路装置