JPS59180427U - ハイブリツド集積回路装置 - Google Patents

ハイブリツド集積回路装置

Info

Publication number
JPS59180427U
JPS59180427U JP7583683U JP7583683U JPS59180427U JP S59180427 U JPS59180427 U JP S59180427U JP 7583683 U JP7583683 U JP 7583683U JP 7583683 U JP7583683 U JP 7583683U JP S59180427 U JPS59180427 U JP S59180427U
Authority
JP
Japan
Prior art keywords
substrate
integrated circuit
bonded
circuit device
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7583683U
Other languages
English (en)
Inventor
哲夫 林
大里　雅敏
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP7583683U priority Critical patent/JPS59180427U/ja
Publication of JPS59180427U publication Critical patent/JPS59180427U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Die Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第１図は従来のＩＣチップを直接基板上に搭載したハイ
ブリッド集積回路装置の一部正面断面図、第２図は本考
案の一実施例であるハイブリッド集積回路装置の一部正
面断面図、第３図は本考案におけるＩＣチップと第１の
基板との接合関係を示す斜視図である。 １・・・第２基板、２・・・電極配線パターン、３・・
・　゛ＩＣチップ、４・・・ボンディングワイヤ、５・
・・ろう′　材、６・・・第１基板、７・・・接合剤、
８・・・導電層。

Claims (1)

    【実用新案登録請求の範囲】
  1. 複数のＩＣチップを搭載してなるハイブリッド集積回路
    装置において、ＩＣチップが接合される面全体に導電層
    が設けられた第１の基板にＩＣチップを金シリコン合金
    等のろう材にて接合し、らの第１の基板を各ＩＣチップ
    間の電気的接続を行なう回路パターンを備えた第２の基
    板に樹脂系接着剤、もしくは半田等比較的低温で接合お
    よび剥離が可能な接合剤により接合し、第１の基板に搭
    載されたＩＣチップと第２の基板の回路パターンとをボ
    ンディングワイヤ等に韮り電気的に接続したことを特徴
    としたハイブリッド集積回路装置。
JP7583683U 1983-05-20 1983-05-20 ハイブリツド集積回路装置 Pending JPS59180427U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7583683U JPS59180427U (ja) 1983-05-20 1983-05-20 ハイブリツド集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7583683U JPS59180427U (ja) 1983-05-20 1983-05-20 ハイブリツド集積回路装置

Publications (1)

Publication Number Publication Date
JPS59180427U true JPS59180427U (ja) 1984-12-01

Family

ID=30205895

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7583683U Pending JPS59180427U (ja) 1983-05-20 1983-05-20 ハイブリツド集積回路装置

Country Status (1)

Country Link
JP (1) JPS59180427U (ja)

Similar Documents

Publication Publication Date Title
JPS5827935U (ja) 混成集積回路装置
JPS59180427U (ja) ハイブリツド集積回路装置
JPS60113636U (ja) 半導体集積回路装置
JPS6127338U (ja) 混成集積回路装置
JPS5844871U (ja) 配線基板
JPS5842940U (ja) 混成集積回路装置
JPS60194372U (ja) 混成集積回路
JPS6090867U (ja) 電気的接続手段を有する配線基板
JPS6020670U (ja) 集積回路カ−ド
JPS63187330U (ja)
JPS5895046U (ja) 混成集積回路
JPS6035569U (ja) チップキャリアのバンプ接続構造
JPS5851442U (ja) 混成集積回路装置
JPS60125735U (ja) 多チツプ搭載混成集積回路
JPS59121841U (ja) Ｉｃチツプ用パツケ−ジ
JPS5889952U (ja) 半導体装置
JPS58195445U (ja) 半導体集積回路パツケ−ジ
JPS59192862U (ja) 混成集積回路
JPS6413144U (ja)
JPS60149166U (ja) 混成集積回路装置
JPS6045442U (ja) リ−ドレスチツプキヤリア
JPS6096895U (ja) 集積回路の放熱構造
JPS58142941U (ja) Ｉｃパツケ−ジ
JPS6144836U (ja) 半導体装置
JPH0385636U (ja)