JPS5945691A - ダイナミツクメモリ−のアクセス回路 - Google Patents
ダイナミツクメモリ−のアクセス回路Info
- Publication number
- JPS5945691A JPS5945691A JP57156264A JP15626482A JPS5945691A JP S5945691 A JPS5945691 A JP S5945691A JP 57156264 A JP57156264 A JP 57156264A JP 15626482 A JP15626482 A JP 15626482A JP S5945691 A JPS5945691 A JP S5945691A
- Authority
- JP
- Japan
- Prior art keywords
- read
- signal
- output
- write
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 4
- 230000002860 competitive effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 244000046146 Pueraria lobata Species 0.000 description 1
- 235000010575 Pueraria lobata Nutrition 0.000 description 1
- 101000643078 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) 40S ribosomal protein S9-A Proteins 0.000 description 1
- 101000729607 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) 40S ribosomal protein S9-B Proteins 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010992 reflux Methods 0.000 description 1
- VPAYJEUHKVESSD-UHFFFAOYSA-N trifluoroiodomethane Chemical compound FC(F)(F)I VPAYJEUHKVESSD-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57156264A JPS5945691A (ja) | 1982-09-06 | 1982-09-06 | ダイナミツクメモリ−のアクセス回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57156264A JPS5945691A (ja) | 1982-09-06 | 1982-09-06 | ダイナミツクメモリ−のアクセス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5945691A true JPS5945691A (ja) | 1984-03-14 |
JPH0245274B2 JPH0245274B2 (enrdf_load_stackoverflow) | 1990-10-08 |
Family
ID=15624000
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57156264A Granted JPS5945691A (ja) | 1982-09-06 | 1982-09-06 | ダイナミツクメモリ−のアクセス回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5945691A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62288958A (ja) * | 1986-04-23 | 1987-12-15 | アドバンスト・マイクロ・デイバイシズ・インコ−ポレ−テツド | コプロセツサア−キテクチヤ |
JPH0283885A (ja) * | 1988-09-20 | 1990-03-23 | Rohm Co Ltd | メモリアクセス回路 |
US5323352A (en) * | 1990-09-07 | 1994-06-21 | Sharp Kabushiki Kaisha | Refresh control circuit for memory |
-
1982
- 1982-09-06 JP JP57156264A patent/JPS5945691A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62288958A (ja) * | 1986-04-23 | 1987-12-15 | アドバンスト・マイクロ・デイバイシズ・インコ−ポレ−テツド | コプロセツサア−キテクチヤ |
JPH0283885A (ja) * | 1988-09-20 | 1990-03-23 | Rohm Co Ltd | メモリアクセス回路 |
US5323352A (en) * | 1990-09-07 | 1994-06-21 | Sharp Kabushiki Kaisha | Refresh control circuit for memory |
Also Published As
Publication number | Publication date |
---|---|
JPH0245274B2 (enrdf_load_stackoverflow) | 1990-10-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW389903B (en) | DRAM with integral SRAM and systems and methods using the same | |
JPS61150059A (ja) | デ−タ処理装置 | |
JPH0212475A (ja) | マイクロコンピュータ | |
JPS59154564A (ja) | プログラマブルコントロ−ラ | |
JPS5945691A (ja) | ダイナミツクメモリ−のアクセス回路 | |
JPS6143345A (ja) | メモリ装置 | |
JPH0652678A (ja) | 半導体記憶装置 | |
JPH01196790A (ja) | 半導体メモリ装置 | |
US3860808A (en) | Electronic computer system | |
JPS6022774B2 (ja) | 入出力端子制御方式 | |
JPH01121965A (ja) | マイクロプロセッサ | |
JPS636872B2 (enrdf_load_stackoverflow) | ||
RU1807487C (ru) | Устройство дл коррекции ошибок вычислительного процесса | |
JPS61161560A (ja) | メモリ装置 | |
JPS58117530U (ja) | アナログ/デイジタル変換機能診断回路 | |
JPH02172096A (ja) | 半導体記憶装置 | |
JPH02114362A (ja) | 並列演算装置 | |
JPS62163158A (ja) | メモリのアドレス及び書き込み信号生成装置 | |
JPS58195922A (ja) | マイクロコンピユ−タ | |
JPH0679306B2 (ja) | マルチプロセツサの制御方法 | |
JPS601644B2 (ja) | タイミングパルス発生回路 | |
JPH0767288B2 (ja) | サイリスタ・インバ−タのゲ−トパルス制御装置 | |
JPS6049333B2 (ja) | クロツク制御方式 | |
JPH0616300B2 (ja) | 演算処理装置 | |
JPH03116232A (ja) | 命令解読装置 |