JPS59195740A - 並列デジタル信号用ビツト順序変更回路 - Google Patents

並列デジタル信号用ビツト順序変更回路

Info

Publication number
JPS59195740A
JPS59195740A JP58070791A JP7079183A JPS59195740A JP S59195740 A JPS59195740 A JP S59195740A JP 58070791 A JP58070791 A JP 58070791A JP 7079183 A JP7079183 A JP 7079183A JP S59195740 A JPS59195740 A JP S59195740A
Authority
JP
Japan
Prior art keywords
bit
pattern
parallel digital
address
digital signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58070791A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6336010B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Kentaro Takita
滝田　健太郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Japan Ltd
Original Assignee
Sony Tektronix Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Tektronix Corp filed Critical Sony Tektronix Corp
Priority to JP58070791A priority Critical patent/JPS59195740A/ja
Publication of JPS59195740A publication Critical patent/JPS59195740A/ja
Publication of JPS6336010B2 publication Critical patent/JPS6336010B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP58070791A 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路 Granted JPS59195740A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58070791A JPS59195740A (ja) 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58070791A JPS59195740A (ja) 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路

Publications (2)

Publication Number Publication Date
JPS59195740A true JPS59195740A (ja) 1984-11-06
JPS6336010B2 JPS6336010B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-07-18

Family

ID=13441705

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58070791A Granted JPS59195740A (ja) 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路

Country Status (1)

Country Link
JP (1) JPS59195740A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008099204A (ja) * 2006-10-16 2008-04-24 Toshiba Corp 論理回路

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55119722A (en) * 1979-03-07 1980-09-13 Toshiba Corp Code converter
JPS57146342A (en) * 1981-03-05 1982-09-09 Toshiba Corp Data transfer system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55119722A (en) * 1979-03-07 1980-09-13 Toshiba Corp Code converter
JPS57146342A (en) * 1981-03-05 1982-09-09 Toshiba Corp Data transfer system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008099204A (ja) * 2006-10-16 2008-04-24 Toshiba Corp 論理回路

Also Published As

Publication number Publication date
JPS6336010B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-07-18

Similar Documents

Publication Publication Date Title
DE602004004002T2 (de) Verfahren und Speichersystem basierend auf dualem data strobe mode and einfachem data strobe mode mit Dateninversion
KR890010914A (ko) 시리얼 액세스 메모리로 이루어진 반도체 기억장치
JPS59195740A (ja) 並列デジタル信号用ビツト順序変更回路
US6502211B1 (en) Semiconductor memory testing apparatus
JPS6048828B2 (ja) メモリアドレス方式
JPS59191657A (ja) デジタル・パタ−ン発生器
KR19980042349A (ko) 솔리드 스테이트 하드디스크 시뮬레이터
JPS59178669A (ja) ３次元メモリモジユ−ルを備える記憶装置
JPS6035675B2 (ja) 文字パタ−ン発生器
JP2970822B2 (ja) タイムスロット入替え回路
JPS636876B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS60181784A (ja) ビデオｒａｍ
JPS60185300A (ja) パタ−ンデ−タ転送装置
JPS60181846A (ja) 状態記録メモリ制御方式
JPH0587619U (ja) クロック信号生成回路
JPS6032189A (ja) メモリへのデ−タ記憶方法
JP2970711B2 (ja) タイムスロット入れ替え回路方式
JPS6254180A (ja) パタ−ン発生装置
JPH0782078B2 (ja) Ｌｓｉテスタのフオ−マツトコントロ−ラ
JPS595477A (ja) メモリ装置
JPS63118960A (ja) フレ−ムメモリ制御装置
JPS6134172B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6156984A (ja) 高速パタ−ン発生回路
JPS60126695A (ja) 画面の作成表示方式
JPS587181A (ja) 表示装置