JPS6336010B2 - - Google Patents

Info

Publication number
JPS6336010B2
JPS6336010B2 JP58070791A JP7079183A JPS6336010B2 JP S6336010 B2 JPS6336010 B2 JP S6336010B2 JP 58070791 A JP58070791 A JP 58070791A JP 7079183 A JP7079183 A JP 7079183A JP S6336010 B2 JPS6336010 B2 JP S6336010B2
Authority
JP
Japan
Prior art keywords
bit
random access
access memory
memory
parallel digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58070791A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59195740A (ja
Inventor
Kentaro Takita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Japan Ltd
Original Assignee
Sony Tektronix Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Tektronix Corp filed Critical Sony Tektronix Corp
Priority to JP58070791A priority Critical patent/JPS59195740A/ja
Publication of JPS59195740A publication Critical patent/JPS59195740A/ja
Publication of JPS6336010B2 publication Critical patent/JPS6336010B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP58070791A 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路 Granted JPS59195740A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58070791A JPS59195740A (ja) 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58070791A JPS59195740A (ja) 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路

Publications (2)

Publication Number Publication Date
JPS59195740A JPS59195740A (ja) 1984-11-06
JPS6336010B2 true JPS6336010B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-07-18

Family

ID=13441705

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58070791A Granted JPS59195740A (ja) 1983-04-22 1983-04-22 並列デジタル信号用ビツト順序変更回路

Country Status (1)

Country Link
JP (1) JPS59195740A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008099204A (ja) * 2006-10-16 2008-04-24 Toshiba Corp 論理回路

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55119722A (en) * 1979-03-07 1980-09-13 Toshiba Corp Code converter
JPS57146342A (en) * 1981-03-05 1982-09-09 Toshiba Corp Data transfer system

Also Published As

Publication number Publication date
JPS59195740A (ja) 1984-11-06

Similar Documents

Publication Publication Date Title
KR910000958B1 (ko) 메모리 식별장치를 구비한 컴퓨터 메모리 시스템
JPS60200287A (ja) 記憶装置
JPS6321280B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5146572A (en) Multiple data format interface
JPS6336010B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0562380B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0217348B1 (en) Memory connected state detecting circuit
JPH0249520B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6049421A (ja) タイミングパルス発生方式
JPH04106793A (ja) メモリインタフェース回路
JPH0587619U (ja) クロック信号生成回路
JPS5812605B2 (ja) デ−タ処理装置
JPS6153579A (ja) 論理回路機能試験機
JP2794717B2 (ja) ディジタル素子モデリング装置
JPH07104386B2 (ja) 論理回路試験装置
JPS59144962A (ja) 記憶制御装置
JP2595707B2 (ja) メモリ装置
JP2680013B2 (ja) プログラマブルコントローラの外部入出力制御回路
JPS61246848A (ja) 動作履歴記憶回路
JP3655658B2 (ja) 数値制御装置
JPS62216059A (ja) 記憶装置チエツク方式
EP0369964A2 (en) Multiple data format interface
JPH0432592B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH10289202A (ja) マイコン回路
JPS63158637A (ja) メモリトレ−ス方式