JPS59116979A - インタフエ−ス回路 - Google Patents

インタフエ−ス回路

Info

Publication number
JPS59116979A
JPS59116979A JP57224922A JP22492282A JPS59116979A JP S59116979 A JPS59116979 A JP S59116979A JP 57224922 A JP57224922 A JP 57224922A JP 22492282 A JP22492282 A JP 22492282A JP S59116979 A JPS59116979 A JP S59116979A
Authority
JP
Japan
Prior art keywords
signal
read
circuit
write
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57224922A
Other languages
English (en)
Japanese (ja)
Other versions
JPS647436B2 (enExample
Inventor
Yoshitaka Kato
加藤　良孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57224922A priority Critical patent/JPS59116979A/ja
Publication of JPS59116979A publication Critical patent/JPS59116979A/ja
Publication of JPS647436B2 publication Critical patent/JPS647436B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
JP57224922A 1982-12-23 1982-12-23 インタフエ−ス回路 Granted JPS59116979A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57224922A JPS59116979A (ja) 1982-12-23 1982-12-23 インタフエ−ス回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57224922A JPS59116979A (ja) 1982-12-23 1982-12-23 インタフエ−ス回路

Publications (2)

Publication Number Publication Date
JPS59116979A true JPS59116979A (ja) 1984-07-06
JPS647436B2 JPS647436B2 (enExample) 1989-02-08

Family

ID=16821267

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57224922A Granted JPS59116979A (ja) 1982-12-23 1982-12-23 インタフエ−ス回路

Country Status (1)

Country Link
JP (1) JPS59116979A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622277A (en) * 1979-07-27 1981-03-02 Fujitsu Ltd Random access memory

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622277A (en) * 1979-07-27 1981-03-02 Fujitsu Ltd Random access memory

Also Published As

Publication number Publication date
JPS647436B2 (enExample) 1989-02-08

Similar Documents

Publication Publication Date Title
JP3013714B2 (ja) 半導体記憶装置
US6445642B2 (en) Synchronous double data rate DRAM
JPH01138694A (ja) メモリ装置
JPH0395793A (ja) アービター回路
JPS6059433A (ja) バツフア制御回路
JPS59116979A (ja) インタフエ−ス回路
US6442103B1 (en) Synchronous SRAM device with late write function
KR100282519B1 (ko) 플래시 메모리의 데이터 리드속도 향상회로
US20040066701A1 (en) Method and apparatus for operating a semiconductor memory at double data transfer rate
JPS59124075A (ja) 半導体記憶装置
JP2788729B2 (ja) 制御信号発生回路
JPS58155597A (ja) 半導体メモリの書き込み制御方式
KR100229260B1 (ko) 디램 제어회로
JPH0823807B2 (ja) Ｆｉｆｏメモリ
JPS59231791A (ja) 半導体記憶装置
JP3380564B2 (ja) 半導体記憶装置
JPH04358397A (ja) 半導体記憶装置
JPS6040120B2 (ja) 半導体記憶装置
JPH05128839A (ja) メモリ回路
JPS59100648A (ja) 同期確立回路
JPH02208896A (ja) 半導体メモリ回路
JPS59140793A (ja) 時分割スイツチ回路
JPS6369088A (ja) ランダム・アクセス・メモリの入出力制御装置
JPH0254496A (ja) 半導体記億装置
JPS60205896A (ja) タイミング調整回路